

### **Features**

- Lead free versions available
- RoHS compliant (lead free version)\*
- New Product Development
- Integrated Passive Device
- ESD Protection to IEC61000-4-2 Spec.

2DAC-C16R Series - Integrated Passive & Active Device using CSP

#### **General Information**

This application specific integrated passive component is designed to provide all of the necessary ESD protection on the data port of a portable electronic device. The ESD protection provided by the component enables the data port to withstand  $\pm 8$  KV Contact /  $\pm 15$  KV Air Discharge when tested according to the method specified in IEC 61000-4-2. The component incorporates 12 identical ports and is supplied in a 16 pin CSP package which is intended to be mounted directly onto an FR4 printed circuit board. This package is designed to meet typical thermal cycle and bend test specifications without the use of an underfill material.




Figure 1 - CSP Format

### **Electrical & Thermal Characteristics**


<b>Electrical Characteristics</b> (T <sub>A</sub> = 25 °C unless otherwise noted)	Symbol	Minimum	Nominal	Maximum	Unit
Zener Diode					
Breakdown Voltage @ 1 mA	V <sub>BR</sub>	6	7.2	8	V
Leakage Current @ 3 V	IR			1	uA
Diode Capacitance @ 1 V & 1 MHz	C <sub>T</sub>	8.5	10.5	12.5	pF
ESD Performance (Note 1 & 2) Withstand					
Contact Discharge		±8			kV
Air Discharge		±15			kV
Let Through					
Contact Discharge				±150	V
Air Discharge				±150	V
Thermal Characteristics					
(T <sub>A</sub> = 25 °C unless otherwise noted)					
Operating Temperature	T <sub>J</sub>	-40	25	+85	°C
Storage Temperature	T <sub>stg</sub>	-60	25	+125	°C
Total Power Dissipation @ 70 °C	P <sub>D</sub>			100	mW

Note: 1. The IEC 61000-4-2 test method will be adapted for component level testing. The device will provide the specified ESD protection performance on the "EXT1 – 12" pins only.

2. "Let Through" is a measure of the component of an incident ESD transient that the protection device allows through to the down stream circuitry.

#### **Mechanical Characteristics**

This is a Silicon-based device and is packaged using chip scale packaging technology. Solder bumps, formed on the Silicon die, provide the interconnect medium from die to PCB. The bumps are arranged on the die in a regular grid formation. The grid pitch is 0.5 mm. The dimensions for the CSP packaged device are shown in Fig. 2 below.



### Reliability

Reliability data exists and continues to be gathered on an ongoing basis for Bourns Integrated Passive and Active Devices using CSP packaging.

"Package level" testing of the integrity of the solder joint is carried out on an independent Daisy-Chain test device. A 25-Pin Daisy Chain component is available from Bourns for this purpose (part number 2TAD-C25R). This is a 5 x 5 array featuring 0.5 mm pitch solder bumps. The Distance to Neutral Point (DNP) on that component is larger than that of the 2DAC-C16R and is thus deemed a worse case for Thermal Cycle testing.

"Silicon level" reliability performance will be assured by similarity to other Integrated Passive and Active Devices using CSP product from Bourns.

## **Individual Channel Schematic**

This section contains the schematic (See Fig. 3 below) for the single channel in the integrated passive device. Note that the electrical parameter of primary interest is the ESD performance.




Fig. 3 - Channel Schematic

Key Design Parameters 
Zener Diode  $V_{BR}\text{: }6 \text{ V Min, }8 \text{ V Max } @ \text{ }I_{BR} = 1 \text{ mA} \\I_{R}\text{: }1 \text{ uA Max } @ \text{ }V_{R} = 3 \text{ V} \\C_{T}\text{: }8.5 \text{ pF Min, }10.5 \text{ pF Typ, }12.5 \text{ pF Max } @ \text{ }V_{R} = 1 \text{ V \& F} = 1 \text{ MHz}$ 

Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.

### **Block Diagram**

Figure 4 contains a block diagram of the CSP device. This diagram includes the pin names and basic electrical connections associated with each channel.




Fig. 4 - Device Block Diagram

### Marking

The device will be laser marked on the backside according to the following Fig. 5 scheme below. Position A1, on the Bump Grid is located at the top left of the die when the die is orientated so that the mark is read in the normal fashion.





Fig. 5 – Backside Laser Mark

# **PCB Design and SMT Processing**

Please consult Bourns' Thin Film on Silicon using CSP Users Guide Application Note for notes on PCB design and SMT processing.


## **How to Order**



Blank = Sn/Pb

### **Device Pin Out**

The Pin-Out for the device is shown in Fig. 6. Note also that the device is shown with bumps facing up.




Pin	Name	Pin	Name	
A1	EXT2	C1	EXT12	
A2	EXT3	C2	GND	
A3	EXT4	C3	GND	
A4	EXT5	C4	EXT7	
B1	EXT1	D1	EXT11	
B2	GND	D2	EXT10	
B3	GND	D3	EXT9	
B4	EXT6	D4	EXT8	

Fig. 6 (b) - Pin Listings

Fig. 6 (a) - Device Pin Out "Bumps Up" View

## **Packaging**

The product will be dispensed in an 8mm x 4mm Tape and Reel format - see Fig. 7 diagram below. The Tape and Reel package will conform to customer specification.





# Reliable Electronic Solutions

Asia-Pacific: TEL +886- (0)2 25624117 • FAX +886- (0)2 25624116

**Europe:** TEL +353 214 515 225 • FAX +353 214 515 292 **The Americas:** TEL +1-909 781-5492 • FAX +1-909 781-5700

www.bourns.com