



#### **General Description**

The MAX2852 is a single-chip RF receiver IC designed for 5GHz wireless HDMI applications. The IC includes all circuitry required to implement the complete receiver function and crystal oscillator, providing a fully integrated transmit path, VCO, frequency synthesis, and baseband/ control interface. It includes a fast-settling, sigma-delta RF fractional synthesizer with 76Hz frequency programming step size. The IC also integrates on-chip I/Q amplitude and phase-error calibration circuits.

The receiver includes both an in-channel RSSI and an RF RSSI.

The receiver chip is housed in a small, 68-pin thin QFN leadless plastic package with exposed pad.

### **Applications**

5GHz Wireless HDMI™ (WHDI) 5GHz FDD Backhaul and WiMAX™

#### **Features**

- ♦ 5GHz Single IEEE 802.11a Receiver 4900MHz to 5900MHz Frequency Range 4.5dB Rx Noise Figure 70dB Rx Gain-Control Range with 2dB Step Size, Digitally Controlled 60dB Dynamic Range Receiver RSSI **RF Wideband Receiver RSSI** Programmable 20MHz/40MHz Rx I/Q Lowpass **Channel Filters** Sigma-Delta Fractional-N PLL with 76Hz Resolution Monolithic Low-Noise VCO with -35dBc
  - **Integrated Phase Noise** 4-Wire SPI™ Digital Interface I/Q Analog Baseband Interface **On-Chip Digital Temperature Sensor Readout Complete Baseband Interface**
- ♦ +2.7V to +3.6V Supply Voltage
- ♦ Small, 68-Pin Thin QFN Package (10mm x 10mm)

### **Ordering Information**

	PART	TEMP RANGE	PIN-PACKAGE
MAX28	352ITK+	-25°C to +85°C	68 Thin QFN-EP*

<sup>\*</sup>EP = Exposed pad.

SPI is a trademark of Motorola, Inc. HDMI is a trademark of HDMI Licensing, LLC. WiMAX is a trademark of WiMAX Forum.

Typical Operating Circuit appears at end of data sheet.

/U/IXI/U

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

#### **ABSOLUTE MAXIMUM RATINGS**

VCC_ Pins to GND0.31 RF Inputs Maximum Current: RXRF+, RXRF-	V to +3.9V
to GND1m/	A to +1mA
RF Outputs: TXRF+, TXRF- to GND0.3	V to +3.9V
Analog Inputs: TXBBI+, TXBBI-, TXBBQ+, TXBBQ-, X	KTAL
to GND0.3\	V to +3.9V
Analog Outputs: RXBBI+, RXBBI-, RXBBQ+,	
RXBBQ-, RSSI, CLKOUT2, VCOBYP, CPOUT+,	
CPOUT- to GND0.3	V to +3.9V
Digital Inputs: ENABLE, CS, SCLK, DIN to GND0.3	V to +3.9V
Digital Outputs: DOUT, CLKOUT to GND0.3	V to +3.9V
Short-Circuit Duration	

Digital Outputs
RF Output Differential Load VSWR
Continuous Power Dissipation (T <sub>A</sub> = +85°C) 68-Pin Thin QFN (derate 29.4mW/°C above +70°C) 2352mV Operating Temperature Range25°C to +85°C Junction Temperature+150°C
68-Pin Thin QFN (derate 29.4mW/°C above +70°C) 2352mV Operating Temperature Range25°C to +85°C Junction Temperature+150°C
Operating Temperature Range
Junction Temperature+150°C
Storage Temperature Range -65°C to ±160°C
Storage remperature nange05 C to +100 to
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### DC ELECTRICAL CHARACTERISTICS

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , ENABLE set according to operating mode,  $\overline{CS} = \text{high}$ , SCLK = DIN = low, transmitter in maximum gain,  $T_A = -25^{\circ}C$  to  $+85^{\circ}C$ . Power matching and termination for the differential RF output pins using the *Typical Operating Circuit*. 100mV<sub>RMS</sub> differential I and Q signals applied to I/Q baseband inputs of transmitters in transmit calibration mode. Typical values measured at  $V_{CC} = 2.85V$ , LO frequency = 5.35GHz,  $T_A = +25^{\circ}C$ . Channel bandwidth is set to 40MHz. PA control pins open circuit,  $V_{CC\_PA\_BIAS}$  is disconnected.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage, VCC		2.7		3.6	V
	Shutdown mode, T <sub>A</sub> = +25°C		10		μΑ
	Clock-out only mode		7.4	11	
Cupply Current	Standby mode		60	89	
Supply Current	Receive mode		135	174	mA
	Transmit calibration mode, one transmitter is on		214	261	]
	Receive calibration mode		268	327	
Rx I/Q Output Common-Mode Voltage		0.9	1.1	1.3	V
Tx Baseband Input Common- Mode Voltage Operating Range		0.5		1.1	V
Tx Baseband Input Bias Current	Source current		10	20	μΑ
LOGIC INPUTS: ENABLE, SCLK	, DIN, CS				
Digital Input-Voltage High, VIH		V <sub>C</sub> C - 0.4			V
Digital Input-Voltage Low, VIL				0.4	V
Digital Input-Current High, I <sub>IH</sub>		-1		+1	μΑ
Digital Input-Current Low, IIL		-1		+1	μΑ

1	1/	1X	1/	4
		4		1

#### DC ELECTRICAL CHARACTERISTICS (continued)

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , ENABLE set according to operating mode,  $\overline{CS}$  = high, SCLK = DIN = low, transmitter in maximum gain,  $T_A = -25^{\circ}C$  to  $+85^{\circ}C$ . Power matching and termination for the differential RF output pins using the *Typical Operating Circuit*. 100mV<sub>RMS</sub> differential I and Q signals applied to I/Q baseband inputs of transmitters in transmit calibration mode. Typical values measured at  $V_{CC} = 2.85V$ , LO frequency = 5.35GHz,  $T_A = +25^{\circ}C$ . Channel bandwidth is set to 40MHz. PA control pins open circuit,  $V_{CC}$  PA BIAS is disconnected.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC OUTPUTS: DOUT, CLKOU	JT				
Digital Output-Voltage High, VOH	Sourcing 1mA	V <sub>C</sub> C - 0.4			V
Digital Output-Voltage Low, VOL	Sinking 1mA			0.4	V
Digital Output Voltage in Shutdown Mode	Sinking 1mA		VoL		V

#### AC ELECTRICAL CHARACTERISTICS—Rx MODE

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V_{\sim}3.6V$ , RF frequency = 5.35GHz, T<sub>A</sub> =  $-25^{\circ}$ C to  $+85^{\circ}$ C. LO frequency = 5.35GHz. Reference frequency = 40MHz, ENABLE = high,  $\overline{CS}$  = high, SCLK = DIN = low, with power matching at RXRF+ and RXRF- differential ports using the *Typical Operating Circuit*. Receiver I/Q output at 100mV<sub>RMS</sub> loaded with 10k $\Omega$  differential load resistance and 10pF load capacitance. The RSSI pin is loaded with 10k $\Omega$  load resistance to ground. Typical values measured at V<sub>CC</sub> = 2.85V, channel bandwidths of 40MHz, T<sub>A</sub> =  $+25^{\circ}$ C.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVER SECTION: RF INPUT	TO I/Q BASEBAND LOADED OUTPUT (Includes 50 $\Omega$ to	<b>100</b> Ω <b>RF</b>	Balun a	nd Match	ing)
RF Input Frequency Range		4.9		5.9	GHz
Peak-to-Peak Gain Variation over RF Frequency Range at	4.9GHz to 5.35GHz		0.3	2.6	dB
One Temperature	5.35GHz to 5.9GHz		2.2	5.3	ив
RF Input Return Loss	All LNA settings		-6		dB
Tatal Valtage Cain	Maximum gain; Main address 1 D7:0 = 11111111	61	68		dD
Total Voltage Gain	Minimum gain; Main address 1 D7:0 = 00000000		-2	+0.5	dB
	Main address 1 D7:D5 = 110		-8		
RF Gain Steps Relative to	Main address 1 D7:D5 = 101		-16		
Maximum Gain	Main address 1 D7:D5 = 001		-32		dB
	Main address 1 D7:D5 = 000		-40		
Baseband Gain Range	From maximum baseband gain (Main address 1 D3:D0 = 1111) to minimum baseband gain (Main address 1 D3:D0 = 0000)	27.5	30	32.5	dB
Baseband Gain Step			2		dB
RF Gain-Change Settling Time	Gain settling to within $\pm 0.5$ dB of steady state; RXHP = 1		400		ns
Baseband Gain-Change Settling Time	Gain settling to within ±0.5dB of steady state; RXHP = 1		200		ns

### AC ELECTRICAL CHARACTERISTICS—Rx MODE (continued)

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , RF frequency =  $5.351 \, \text{GHz}$ ,  $T_{A} = -25 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ . LO frequency =  $5.35 \, \text{GHz}$ , Reference frequency =  $40 \, \text{MHz}$ , ENABLE = high,  $\overline{\text{CS}}$  = high, SCLK = DIN = low, with power matching at RXRF+ and RXRF- differential ports using the *Typical Operating Circuit*. Receiver I/Q output at  $100 \, \text{mV}_{RMS}$  loaded with  $10 \, \text{k} \, \Omega$  differential load resistance and  $10 \, \text{pF}$  load capacitance. The RSSI pin is loaded with  $10 \, \text{k} \, \Omega$  load resistance to ground. Typical values measured at  $V_{CC}$  =  $2.85 \, \text{V}$ , channel bandwidths of  $40 \, \text{MHz}$ ,  $T_{A} = +25 \, ^{\circ}\text{C}$ .) (Note 1)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
	Balun input referred, integrated from 10kHz	Maximum RF gain (Main address 1 D7:D5 = 111)		4.5			
DSB Noise Figure	to 9.5MHz at I/Q base- band output for 20MHz RF bandwidth	Maximum RF gain - 16dB (Main address 1 D7:D5 = 101)		15		dB	
	Balun input referred, integrated from 10kHz	Maximum RF gain (Main address 1 D7:D5 = 111)		4.5		, GD	
	to 19MHz at I/Q base- band output for 40MHz RF bandwidth	Maximum RF gain - 16dB (Main address 1 D7:D5 = 101)		15			
Out-of-Band Input IP3	20MHz RF channel:	-65dBm wanted signal; RF gain = max (Main address 1 D7:D0 = 11101001)		-13			
	two-tone jammers at +25MHz and +48MHz frequency offset with -39dBm/tone	-49dBm wanted signal; RF gain = max - 16dB (Main address 1 D7:D0 = 10101001)		-5			
		-45dBm wanted signal; RF gain = max - 32dB (Main address 1 D7:D0 = 00111111)		11		15	
	40MHz RF channel; two-tone jammers at +50MHz and +96MHz frequency offset with	-65dBm wanted signal; RF gain = max (Main address 1 D7:D0 = 11101001)		-13		dBm	
		-49dBm wanted signal; RF gain = max - 16dB (Main address 1 D7:D0 = 10101001)		-5			
	-39dBm/tone	-45dBm wanted signal; RF gain = max - 32dB (Main address 1 D7:D0 = 00101001)		11			
1dB Gain Desensitization by	Blocker at ±40MHz offse channel	et frequency for 20MHz RF		-24			
Alternate Channel Blocker	Blocker at ±80MHz offset frequency for 40MHz RF channel			-24		dBm	
Input 1dB Gain Compression	Max RF gain (Main add	ress 1 D7:D5 = 111)		-32			
	Max RF gain - 8dB (Main address 1 D7:D5 = 110)			-24		dD	
	Max RF gain - 16dB (Ma	ain address 1 D7:D5 = 101)		-16		dBm	
	Max RF gain - 32dB (Ma	ain address 1 D7:D5 = 001)		0			
Output 1dB Gain Compression	Over passband frequen 1dB compression point	cy range; at any gain setting;		0.63		V <sub>P-P</sub>	

### AC ELECTRICAL CHARACTERISTICS—Rx MODE (continued)

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , RF frequency = 5.351 GHz,  $T_A = -25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . LO frequency = 5.35 GHz. Reference frequency = 40 MHz, ENABLE = high,  $\overline{\text{CS}}$  = high, SCLK = DIN = low, with power matching at RXRF+ and RXRF- differential ports using the *Typical Operating Circuit*. Receiver I/Q output at  $100 \text{mV}_{RMS}$  loaded with  $10 \text{k}\Omega$  differential load resistance and 10 pF load capacitance. The RSSI pin is loaded with  $10 \text{k}\Omega$  load resistance to ground. Typical values measured at  $V_{CC}$  = 2.85 V, channel bandwidths of 40 MHz,  $T_A = +25^{\circ}\text{C}$ .) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Baseband -3dB Lowpass Corner	Main address 0 D1 = 0		9.5		MHz
Frequency	Main address 0 D1 = 1		19		] IVIMZ
Baseband Filter Stopband	Rejection at 30MHz offset frequency for 20MHz channel	57	70	-	- dB
Rejection	Rejection at 60MHz offset frequency for 40MHz channel	57	70		] ub
Baseband -3dB Highpass Corner	Main address 5 D1 = 1		600	-	Id Ia
Frequency	Main address 5 D1 = 0		10		kHz
Steady-State I/Q Output DC Error with AC-Coupling	50µs after enabling receive mode and toggling RxHP from 1 to 0, averaged over many measurements if I/Q noise voltage exceeds 1mV <sub>RMS</sub> , at any given gain setting, no input signal, 1-sigma value		2		mV
I/Q Gain Imbalance	1MHz baseband output, 1-sigma value		0.1		dB
I/Q Phase Imbalance	1MHz baseband output, 1-sigma value		0.2		degrees
Sideband Suppression	1MHz baseband output (Note 2)		40		dB
	LO frequency		-75		
Receiver Spurious Signal	2 x LO frequency		-62		dBm/
Emissions	3 x LO frequency		-75		MHz
	4 x LO frequency		-60		
RF RSSI Output Voltage	-20dBm input power		1.75		V
Baseband RSSI Slope		19.5	26.5	35.5	mV/dB
Baseband RSSI Maximum Output Voltage			2.3		V
Baseband RSSI Minimum Output Voltage			0.5		V
RF Loopback Conversion Gain	Tx VGA gain at maximum (Main address 9 D9:D4 = 111111); Rx VGA gain at maximum - 24dB (Main address 1 D3:D0 = 0101)	-6	+2	+10	dB

#### AC ELECTRICAL CHARACTERISTICS—Tx CALIBRATION MODE

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , RF frequency = 5.351GHz,  $T_A = -25^{\circ}C$  to +85°C. LO frequency = 5.35GHz. Reference frequency = 40MHz, ENABLE = high,  $\overline{CS}$  = high, SCLK = DIN = low, with power matching at TXRF+ and TXRF- differential ports using the *Typical Operating Circuit*. 100mV<sub>RMS</sub> sine and cosine signal applied to I/Q baseband inputs of transmitter (differential DC-coupled). Typical values measured at  $V_{CC} = 2.85V$ , channel bandwidths of 40MHz,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Tx I/Q Input Impedance (RIIC)	Minimum differential resistance		100		kΩ
	Maximum differential capacitance		1.2		рF
Tx Calibration Ftone Level	At Tx gain code (Main address 9 D9:D4) = 100010 and -15dBc carrier leakage (Local address 27 D2:D0 = 110 and Main address 1 D3:D0 = 0000)		-28		dBVRMS
Tx Calibration Gain Range	Adjust Local address 27 D2:D0		35		dB

#### AC ELECTRICAL CHARACTERISTICS—FREQUENCY SYNTHESIS

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , frequency = 5.35GHz,  $T_A = -25^{\circ}C$  to  $+85^{\circ}C$ . Reference frequency = 40MHz, ENABLE = high,  $\overline{CS}$  = high, SCLK = DIN = low. Typical values measured at  $V_{CC} = 2.85V$ ,  $T_A = +25^{\circ}C$ , LO frequency = 5.35GHz,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
FREQUENCY SYNTHESIZER					
RF Channel Center Frequency		4.9		5.9	GHz
Channel Center Frequency Programming Step			76.294		Hz
Closed-Loop Integrated Phase Noise	Loop BW = 200kHz, integrate phase noise from 1kHz to 10MHz		-35		dBc
Charge-Pump Output Current			0.8		mA
Spur Level	foffset = 0 to 19MHz		-42		dBc
Spui Levei	foffset = 40MHz		-66		ubc
Reference Frequency			40		MHz
Reference Frequency Input Levels	AC-coupled to XTAL pin	800			mV <sub>P-P</sub>
CLKOUT Signal Level	10pF load capacitance	V <sub>C</sub> C - 0.8	VCC - 0.1		V <sub>P-P</sub>

MIXIM

#### AC ELECTRICAL CHARACTERISTICS—MISCELLANEOUS BLOCKS

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ ,  $T_A = -25^{\circ}C$  to  $+85^{\circ}C$ . Reference frequency = 40MHz, ENABLE = high,  $\overline{CS}$  = high, SCLK = DIN = low. Typical values measured at  $V_{CC} = 2.85V$ ,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
ON-CHIP TEMPERATURE SENSOR							
Digital Output Code	Danel and at DOLIT win the court	TA = +25°C		17			
	Read-out at DOUT pin through Main address 3 D4:D0	T <sub>A</sub> = +85°C		25			
		T <sub>A</sub> = -20°C		9			

#### AC ELECTRICAL CHARACTERISTICS—TIMING

(Operating conditions, unless otherwise specified:  $VCC = 2.7V \sim 3.6V$ , frequency = 5.35GHz,  $TA = -25^{\circ}C$  to  $+85^{\circ}C$ . Reference frequency = 40MHz, ENABLE = high,  $\overline{CS} = high$ , SCLK = DIN = low. Typical values measured at VCC = 2.85V, LO frequency = 5.35GHz,  $TA = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
SYSTEM TIMING								
Shutdown Time				2		μs		
Maximum Channel Switching Time		Loop bandwidth = 200kHz, settling to within ±1kHz from steady state						
Maximum Channel Switching Time With Preselected VCO Sub-Band		Loop bandwidth = 200kHz, settling to within ±1kHz from steady state		56		μs		
Rx Turn-On Time (from Standby Mode)		Measured from $\overline{\text{CS}}$ rising edge, Rx gain settles to within 0.5dB of steady state		2		μs		
Rx Turn-Off Time (to Standby Mode)		From CS rising edge		0.1		μs		
4-WIRE SERIAL-INTERFACE	TIMING (See	Figure 1)						
SCLK Rising Edge to CS Falling Edge Wait Time	tcso			6		ns		
Falling Edge of CS to Rising Edge of First SCLK Time	tcss			6		ns		
DIN to SCLK Setup Time	tDS			6		ns		
DIN to SCLK Hold Time	tDH			6		ns		

### AC ELECTRICAL CHARACTERISTICS—TIMING (continued)

(Operating conditions, unless otherwise specified:  $V_{CC} = 2.7V \sim 3.6V$ , frequency = 5.35GHz,  $T_A = -25^{\circ}C$  to +85°C. Reference frequency = 40MHz, ENABLE = high,  $\overline{CS}$  = high, SCLK = DIN = low. Typical values measured at  $V_{CC} = 2.85V$ , LO frequency = 5.35GHz,  $T_A = +25^{\circ}C$ .) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Pulse-Width High	tCH			6		ns
SCLK Pulse-Width Low	tcL			6		ns
Last Rising Edge of SCLK to Rising Edge of CS or Clock to Load Enable Setup Time	tcsh			6		ns
CS High Pulse Width	tcsw			50		ns
Time Between Rising Edge of CS and the Next Rising Edge of SCLK	tCS1			6		ns
SCLK Frequency	fCLK				40	MHz
Rise Time	t <sub>R</sub>			2.5		ns
Fall Time	tF			2.5		ns
SCLK Falling Edge to Valid DOUT	tD			12.5		ns

Note 1: The MAX2852 is production tested at TA = +25°C; minimum/maximum limits at TA = +25°C are guaranteed by test, unless specified otherwise. Minimum/maximum limits at TA = -25°C and +85°C are guaranteed by design and characterization. There is no power-on register settings self-reset; recommended register settings must be loaded after VCC is applied.

Note 2: For optimal Rx and Tx quadrature accuracy over temperature, the user can utilize the Rx calibration and Tx calibration circuit to assist quadrature calibration.


### Typical Operating Characteristics

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun,  $T_A = +25^{\circ}C$ , using the MAX2852 Evaluation Kit.)




### Typical Operating Characteristics (continued)

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun,  $T_A = +25^{\circ}C$ , using the MAX2852 Evaluation Kit.)




### Typical Operating Characteristics (continued)

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun,  $T_A = +25^{\circ}C$ , using the MAX2852 Evaluation Kit.)




### **Typical Operating Characteristics (continued)**

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun,  $T_{A} = +25^{\circ}C$ , using the MAX2852 Evaluation Kit.)




### Typical Operating Characteristics (continued)

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun,  $T_{A} = +25^{\circ}C$ , using the MAX2852 Evaluation Kit.)




### **Typical Operating Characteristics (continued)**

 $(V_{CC} = 2.8V, f_{LO} = 5.35GHz, f_{REF} = 40MHz, \overline{CS} = high, SCLK = DIN = low, RF BW = 20MHz, Tx output at 50<math>\Omega$  unbalanced output of balun, TA = +25°C, using the MAX2852 Evaluation Kit.)



### **Pin Configuration**



# Pin Description

PIN	NAME	FUNCTION
1, 2, 5, 6, 9, 10, 12, 13, 16, 66, 67	Vcc	Supply Voltage
3, 8, 11, 14, 19, 22, 35–38, 54, 56–59, 61–65, 68	N.C.	No Connection
4, 7, 15, 18	GND	Ground
17	Vcc_ucx	Transmitter Upconverter Supply Voltage. Bypass with a capacitor as close as possible to the pin.
20	TXRF-	Transmitter Differential Outputs. These pins are in open-collector configuration. They hould be
21	TXRF+	biased at supply voltage with differential impedance terminated at $300\Omega$ .
23	VCC_LNA	Receiver LNA Supply Voltage. Bypass with a capacitor as close as possible to the pin.
24	RXRF-	Descriver LNA Differential Inputs Inputs are DC coupled and bigged internally at 1.2V
25	RXRF+	Receiver LNA Differential Inputs. Inputs are DC-coupled and biased internally at 1.2V.
26	VCC_MXR	Receiver Downconverter Supply Voltage. Bypass with a capacitor as close as possible to the pin.
27	VCC_BB2	Receiver Baseband Supply Voltage 2. Bypass with a capacitor as close as possible to the pin.
28	TXBBI+	Transmitter Baseband I-Channel Differential Inputs
29	TXBBI-	Transmitter baseband r-Chamer binerential inputs
30	TXBBQ+	Transmitter Baseband Q-Channel Differential Inputs
31	TXBBQ-	Transmitter baseband Q-Orianner binerential inputs
32	CS	Chip-Select Logic Input of 4-Wire Serial Interface
33	SCLK	Serial-Clock Logic Input of 4-Wire Serial Interface
34	DIN	Data Logic Input of 4-Wire Serial Interface
39	RXBBI+	Receiver Baseband I-Channel Differential Outputs
40	RXBBI-	Treceiver Basebaria i Grianner Binerential Gatpats
41	RXBBQ+	Receiver Baseband Q-Channel Differential Outputs
42	RXBBQ-	
43	RSSI	Receiver Signal Strength Indicator Output
44	Vcc_vco	VCO Supply Voltage. Bypass with a capacitor as close as possible to the pin.
45	BYP_VCO	On-Chip VCO Regulator Output Bypass. Bypass with an external 1µF capacitor to GND_VCO with minimum PCB trace. Do <b>not</b> connect other circuitry to this pin.
46	GND_VCO	VCO Ground
47	CPOUT+	Differential Charge-Pump Outputs. Connect the frequency synthesizer's loop filter between
48	CPOUT-	CPOUT+ and CPOUT- (see the Typical Operating Circuit).
49	Vcc_dig	Digital Block Supply Voltage. Bypass with a capacitor as close as possible to the pin.
50	DOUT	Data Logic Output of 4-Wire Serial Interface
51	CLKOUT	Reference Clock Buffer Output
52	VCC_XTAL	Crystal Oscillator Supply Voltage. Bypass with a capacitor as close as possible to the pin.



### Pin Description (continued)

PIN	NAME	FUNCTION
53	XTAL	Crystal Oscillator Base Input. AC-couple crystal unit to this pin.
55	ENABLE	Enable Logic Input
60	VCC_BB1	Receiver Baseband Supply Voltage 1. Bypass with a capacitor as close as possible to the pin.
_	EP	Exposed Paddle. Connect to the ground plane with multiple vias for proper operation and heat dissipation. Do not share with any other pin grounds and bypass capacitors' ground.

### **Table 1. Operating Modes**

		ONTROL INPUTS	CIRCUIT BLOCK STATES						
MODE	ENABLE PIN	SPI MAIN ADDRESS 0, D4:D2	Rx PATH	Tx PATH	LO PATH	CLKOUT*	Calibration Sections On		
SHUTDOWN	TDOWN 0 XXX Off Off Off		Off	None					
CLKOUT	1	000 Off Off Off On		None					
STANDBY	1	001	Off	Off	On	On	None		
Rx	1	010	On	Off	On	On	None		
Tx CALIBRATION	ALIBRATION 1 100		Off	On	On	On	AM detector + Rx I/Q buffers		
RF LOOPBACK	F LOOPBACK 1 101		On (except LNA)	On	On	On	RF loopback		
BASEBAND LOOPBACK	1 1 1 11X   Street   Off   On   On		On	Tx 4 baseband buffer					

<sup>\*</sup>CLKOUT signal is active independent of SPI, and is only dependent on the ENABLE pin.

### \_Detailed Description

#### **Modes of Operation**

The modes of operation for the MAX2852 are shutdown, clockout, standby, receive, transmit calibration, RF loopback, and baseband loopback. See Table 1 for a summary of the modes of operation. The logic input pin ENABLE (pin 55) and SPI Main address 0 D4:D2 control the various modes.

#### Shutdown Mode

The MAX2852 features a low-power shutdown mode. All circuit blocks are powered down, except the 4-wire serial bus and its internal programmable registers.

#### Clockout Mode

In clockout mode, only the crystal oscillator signal is active at the CLKOUT pin. The rest of the transceiver is powered down.

#### Standby Mode

In standby mode, PLL, VCO, and LO generation are on. Rx mode can be quickly enabled from this mode. Other blocks may be selectively enabled in this mode.

#### Receive (Rx) Mode

In receive mode, all Rx circuit blocks are powered on and active. Antenna signal is applied; RF is downconverted, filtered, and buffered at Rx baseband I and Q outputs.

#### Transmit Calibration

In transmit calibration mode, all Tx circuit blocks are powered on and active. The AM detector and receiver I/Q channel buffers are also on. Output signals are routed to Rx baseband I and Q outputs.

The AM detector multiplies the Tx RF output signal with itself. The self-mixing product of the wanted sideband becomes DC voltage and is filtered on-chip. The mixing product between wanted sideband and the carrier leakage forms Ftone at Rx baseband output. The mixing product between the wanted sideband and the unwanted sideband forms 2Ftone at Rx baseband output.

#### RF Loopback

In RF loopback mode, part of the Rx and Tx circuit blocks (except the LNA) are powered on and active. The transmitter 4 I/Q input signal is upconverted to RF, and the output of the transmitter is fed to the receiver down-converter input. Output signals are delivered to receiver 4 baseband I/Q outputs. The I/Q lowpass filters in the transmitter signal path are bypassed.

#### Baseband Loopback

In baseband loopback mode, part of the Rx and Tx baseband circuit blocks are powered and active. The transmitter 4 IQ input signal is routed to receiver lowpass filter input. Output signals are delivered to receiver 4 baseband I/Q outputs.

#### Power-On Sequence

Set the ENABLE pin to VCC for 2ms to start the crystal oscillator. Program all SPI addresses according to recommended values. Set SPI Main address 0 D4:D2 from 000 to 001 to engage standby mode. To lock the LO frequency, the user can set SPI in order of Main address 15, Main address 16, and then Main address 17 to trigger VCO sub-band autoacquisition; the acquisition will take 2ms. After the LO frequency is locked, set SPI Main address 0 D4:D2 = 010 and 011 for Rx and Tx operating modes, respectively. Before engaging Rx mode, set Main address 5 D1 = 1 to allow fast DC offset settling. After engaging Rx mode and Rx baseband DC offset settles, the user can set Main address 5 D1 = 0 to complete Rx DC offset cancellation.

# **Programmable Registers and 4-Wire SPI Interface**

The MAX2852 includes 60 programmable 16-bit registers. The most significant bit (MSB) is the read/write selection bit (R/W in Figure 1). The next 5 bits are register address (A4:A0 in Figure 1). The 10 least significant bits (LSBs) are register data (D9:D0 in Figure 1). Register data is loaded through the 4-wire SPI/MICROWIRE™compatible serial interface. MSB of data at the DIN pin is shifted in first and is framed by  $\overline{CS}$ . When  $\overline{CS}$  is low, the clock is active, and input data is shifted at the rising edge of the clock at SCLK pin. At the  $\overline{\text{CS}}$  rising edge, the 10-bit data bits are latched into the register selected by address bits. See Figure 1. To support more than a 32-register address using a 5-bit wide address word. the bit 0 of address 0 is used to select whether the 5-bit address word is applied to the main address or local address. The register values are preserved in shutdown mode as long as the power-supply voltage is maintained. There is no power-on SPI register self-reset functionality in the MAX2852, so the user must program all register values after power-up. During the read mode, register data selected by address bits is shifted out to the DOUT pin at the falling edges of the clock.

MICROWIRE is a trademark of National Semiconductor Corp.




Figure 1. 4-Wire SPI Serial-Interface Timing Diagram

### SPI Register Definition

(All values in the register summary table are typical numbers. The MAX2852 SPI does not have a power-on-default self-reset feature; the user must program all SPI addresses for normal operation. Prior to use of any untested settings, contact the factory.)

## **Table 2. Register Summary**

	READ/V	VRITE AN	D ADDRESS					D	ATA				
REGISTER		A4:A0	WRITE (W)/ READ (R)	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Main0	0	00000	W/R	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		MODE<2:0>		RFBW	M/L_SEL
			Default	0	1	0	0	0	0	0	0	1	0
Main1	0	W/R		RESERVED	RESERVED	ED LNA_GAIN<2:0>			RX_VGA<4:0>				
IVIdIIII		00001	Default	0	0	1	1	1	1	1	1	1	1
Main2	0	00010	W/R	RESERVED	RESERVED	RESERVED	LNA_BA	ND<1:0>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
IVIdII12		00010	Default	0	1	1	0	1	0	0	0	0	0
			W	RESERVED	RESERVED	TS EN	TS TRIG	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Main3	0 00011	0 00011	R	RESERVED	RESERVED	I S_EIN	I IS_IRIG	RESERVED			ΓS_READ<4:0	>	
			Default	0	0	0	0	0	0	0	0	0	0

# **Table 2. Register Summary (continued)**

	READ/WRITE AND ADDRESS		D ADDRESS					D	ATA			-	
REGISTER	Main0_ D0	A4:A0	WRITE (W)/ READ (R)	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Main4	0	00100	Reserved	1	1	0	0	0	1	1	1	0	0
Main5	0	00101	W/R	RESERVED	RSS	RSSI_MUX_SEL<2		RESERVED	RESERVED	RESERVED	RESERVED	RXHP	RESERVED
Wallo	Ŭ	00101	Default	0	0	0	0	0	0	0	0	0	0
Main6	0	00110	Reserved	1	1	1	1	1	0	1	0	0	0
Main7	0	00111	Reserved	0	0	0	0	1	0	0	1	0	0
Main8	0	01000	W/R	0	0	0	0	0	0	0	0	0	0
Main9	0	01001	W/R			TX_GA	IN<5:0>	_		RESERVED	RESERVED	RESERVED	RESERVED
IVIAII19		01001	Default	0	0	0	0	0	0	1	1	1	1
Main10	0	01010	Reserved	0	0	0	0	0	0	0	0	0	0
NA-t-AA		04044	W/R	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Main11	0	01011	Default	0	0	0	1	1	0	1	1	0	0
Main13	0	01101	Reserved	0	0	0	0	0	0	0	0	0	0
	_		W/R	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	DOUT_SEL	RESERVED
Main14	0	01110	Default	0	1	0	1	1	0	0	0	0	0
Main15	0	01111	W/R	VAS_ TRIG_EN	VAS_ RESERVED SYN			N_CONFIG_N<6:0>					
			Default	1	0	0	1	0	0	0	0	1	0
Mainto		40000	W/R					SYN_CONF	FIG_F<19:10>				
Main16	0	10000	Default	1	1	1	0	0	0	0	0	0	0
Main 17		10001	W/R		SYN_CONFIG_F<9:0>								
Main17	0	10001	Default	0	0	0	0	0	0	0	0	0	0
Main 10	0	10010	W/R	RESERVED	RESERVED				XTAL_T	UNE<7:0>			
Main18		10010	Default	0	0	1	0	0	0	0	0	0	0
Main19	0	10011	W/R	RESERVED	RESERVED	VAS_ RELOCK_ SEL	VAS_ MODE			VAS_SI	PI<5:0>		
			Read		V.	AS_ADC<2:0	>			VCO_BA	ND<5:0>		
			Default	0	0	0	1	0	1	1	1	1	1
Main20	0	10100	Reserved	0	1	1	1	1	0	1	0	1	0
			Read	RESERVED	RESERVED		DIE_ID<2:0>	>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Main21	0	10101	Default	0	0	1	0	1	1	1	1	1	1
Main22	0	10110	Reserved	0	1	1	0	1	1	1	0	0	0
Main23	0	10111	Reserved	0	0	0	1	1	0	0	1	0	1
Main24	0	11000	Reserved	1	0	0	1	0	0	1	1	1	1
Main25	0	11001	Reserved	1	1	1	0	1	0	1	0	0	0
Main26	0	11010	Reserved	0	0	0	0	0	1	0	1	0	1
Main27	0	11011	W/R	DIE_ID_ READ	RESERVED	RESERVED	RESERVED	VAS_VCO_ READ	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
			Default	0	1	1	0	0	0	0	0	0	0
Main28	0	11100	W/R	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
			Default	0	0	0	1	1	0	0	0	1	1

NIXIN

**Table 2. Register Summary (continued)** 

	READ/WRITE AND ADDRESS			DATA									
REGISTER	Main0_ D0	A4:A0	WRITE (W)/ READ (R)	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Main29	0	11101	Reserved	0	0	0	0	0	0	0	0	0	0
Main30	0	11110	Reserved	0	0	0	0	0	0	0	0	0	0
Main31	0	11111	Reserved	0	0	0	0	0	0	0	0	0	0
Local1	1	00001	Reserved	0	0	0	0	0	0	0	0	0	0
Local2	1	00010	Reserved	0	0	0	0	0	0	0	0	0	0
Local3	1	00011	Reserved	0	0	0	0	0	0	0	0	0	0
Local4	1	00100	Reserved	1	1	1	0	0	0	0	0	0	0
Local5	1	00101	Reserved	0	0	0	0	0	0	0	0	0	0
Local6	1	00110	Reserved	0	0	0	0	0	0	0	0	0	0
Local7	1	00111	Reserved	0	0	0	0	0	0	0	0	0	0
Local8	1	01000	Reserved	0	1	1	0	1	0	1	0	1	0
Local9	1	01001	Reserved	0	1	0	0	0	1	0	1	0	0
Local10	1	01010	Reserved	1	1	0	1	0	1	0	1	0	0
Local11	1	01011	Reserved	0	0	0	1	1	1	0	0	1	1
Local12	1	01100	Reserved	0	0	0	0	0	0	0	0	0	0
Local13	1	01101	Reserved	0	0	0	0	0	0	0	0	0	0
Local14	1	01110	Reserved	0	0	0	0	0	0	0	0	0	0
Local15	1	01111	Reserved	0	0	0	0	0	0	0	0	0	0
Local16	1	10000	Reserved	0	0	0	0	0	0	0	0	0	0
Local17	1	10001	Reserved	0	0	0	0	0	0	0	0	0	0
Local18	1	10010	Reserved	0	0	0	0	0	0	0	0	0	0
Local19	1	10011	Reserved	0	0	0	0	0	0	0	0	0	0
Local20	1	10100	Reserved	0	0	0	0	0	0	0	0	0	0
Local21	1	10101	Reserved	0	0	0	0	0	0	0	0	0	0
Local22	1	10110	Reserved	0	0	0	0	0	0	0	0	0	0
Local23	1	10111	Reserved	0	0	0	0	0	0	0	0	0	0
Local24	1	11000	Reserved	0	0	1	1	0	0	0	1	0	0
Local25	1	11001	Reserved	0	1	0	0	1	0	1	0	1	1
Local26	1	11010	Reserved	0	1	0	1	1	0	0	1	0	1
Local27	1	11011	W/R	RESERVED	TX_AMD_ BB_GAIN	TX_AMD_ <1							
			Default	0	0	0	0	0	0	0	0	0	0
Local28	1	11100	Reserved	0	0	0	0	0	0	0	1	0	0
Local31	1	11111	Reserved	0	0	0	0	0	0	0	0	0	0

Table 3. Main Address 0: (A4:A0 = 00000)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION				
RESERVED	D9:D5	Reserved bits; set to default				
MODE<2:0>	D4:D2	IC Operating Mode Select  000 = Clockout (default)  001 = Standby  010 = Rx  011 = Do not use  100 = Tx calibration  101 = RF loopback  11x = Baseband loopback				
RFBW	D1	RF Bandwidth $0 = 20 \text{MHz}$ $1 = 40 \text{MHz (default)}$				
M/L_SEL	D0	Main or Local Address Select 0 = Main registers (default) 1 = Local registers				

Table 4. Main Address 1: (A4:A0 = 00001, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D8	Reserved bits; set to default
LNA_GAIN<2:0>	D7:D5	LNA Gain Control  Active when Rx channel is selected by corresponding  RX_PATH_UNMASK<5:1> bits in Main address 6 D9:D5.  000 = Maximum - 40dB  001 = Maximum - 32dB  100 = Maximum - 24dB  101 = Maximum - 16dB  110 = Maximum - 8dB  111 = Maximum gain (default)
VGA_GAIN<4:0>	D4:D0	Rx VGA Gain Control Active when Rx channel is selected by corresponding RX_PATH_UNMASK<5:1> bits in Main address 6 D9:D5.  00000 = Minimum gain 00001 = Minimum + 2dB 01110 = Minimum + 28dB 01111 = Minimum + 30dB 1xxxx = Minimum + 30dB (default)

**Table 5. Main Address 2: (A4:A0 = 00010, Main Address 0 D0 = 0)** 

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D7	Reserved bits; set to default
LNA_BAND<1:0>	D6:D5	LNA Frequency Band Switch  00 = 4.9GHz~5.2GHz  01 = 5.2GHz~5.5GHz (default)  10 = 5.5GHz~5.8GHz  11 = 5.8GHz~5.9GHz
RESERVED	D4:D0	Reserved bits; set to default

### Table 6. Main Address 3: (A4:A0 = 00011, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D8	Reserved bits; set to default
TS_EN	D7	Temperature Sensor Enable 0 = Disable (default) 1 = Enable except shutdown or clockout mode
TS_TRIG	D6	Temperature Sensor Reading Trigger  0 = Not trigger (default)  1 = Trigger temperature reading
RESERVED	D5	Reserved bits; set to default
TS_READ<4:0>	D4:D0	SPI readback only. Temperature sensor reading.

### **Table 7. Main Address 5: (A4:A0 = 00101, Main Address 0 D0 = 0)**

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION	
RESERVED	D9	Reserved bits; set to default	
RSSI_MUX_SEL<2:0>	D8:D6	RSSI Output Select  000 = Baseband RSSI (default)  001 = Do not use  010 = Do not use  011 = Do not use  100 = Rx RF detector  101 = Do not use  110 = Do not use  110 = Do not use	
RESERVED	D5:D2	Reserved bits, set to default	
RXHP	D1	Rx VGA Highpass Corner Select after Rx Turn-On RXHP starts at 1 during Rx gain adjustment, and set to 0 after gain is adjusted.  0 = 10kHz highpass corner after Rx gain is adjusted (default) 1 = 600kHz highpass corner during Rx gain adjustment	
RESERVED	D0	Reserved bits; set to default	

### **Table 8. Main Address 9: (A4:A0 = 01001, Main Address 0 D0 = 0)**

	`	,	
BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION	
TX_GAIN<5:0>	D9:D4	Tx VGA Gain Control Tx channel is selected by Main address 9 D3:D0. 000000 = Minimum gain (default) 111111 = Minimum gain + 31.5dB	
RESERVED	D3:D0	Reserved bits; set to default	

### Table 9. Main Address 14: (A4:A0 = 01110, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D2	Reserved bits; set to default
DOUT_SEL	D1	DOUT Pin Output Select 0 = PLL lock detect (default) 1 = SPI readback
RESERVED	D0	Reserved bits; set to default

### Table 10. Main Address 15: (A4:A0 = 01111, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION	
VAS_TRIG_EN	D9	Enable VCO Sub-Band Acquisition Triggered by SYN_CONFIG_F<9:0> (Main Address 17) Programming 0 = Disable for small frequency adjustment (i.e., ~100kHz) 1 = Enable for channel switching (default)	
RESERVED	D8:D7	Reserved bits; set to default	
SYN_CONFIG_N<6:0>	D6:D0	Integer Divide Ratio 1000010 = Default	

## Table 11. Main Address 16: (A4:A0 = 10000, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
SYN_CONFIG_F<19:10>	D9:D0	Fractional Divide Ratio LSBs 0000000000 = Default

MIXIM

### Table 12. Main Address 17: (A4:A0 = 10001, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
SYN_CONFIG_F<19:10>	D9:D0	Fractional Divide Ratio LSBs 0000000000 = Default

### Table 13. Main Address 18: (A4:A0 = 10010, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D8	Reserved bits; set to default
XTAL_TUNE<7:0>	D7:D0	Crystal Oscillator Frequency Tuning  00000000 = Minimum frequency  10000000 = Default  11111111 = Maximum frequency

### Table 14. Main Address 19: (A4:A0 = 10011, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION	
RESERVED	D9:D8	Reserved bits; set to default	
VAS_RELOCK_SEL	D7	VAS Relock Select 0 = Start at sub-band selected by VAS_SPI<5:0> (Main address 19 D5:D0) (default) 1 = Start at current sub-band	
VAS_MODE	D6	VCO Sub-Band Select 0 = By VAS_SPI<5:0> (Main address 19 D5:D0) 1 = By on-chip VCO autoselect (VAS) (default)	
VAS_SPI<5:0>	D5:D0	VCO Autoselect Sub-Band Input Select VCO sub-band when VAS_MODE (Main address 19 D6) = 0. Select initial VCO sub-band for autoacquisition when VAS_MODE = 1. 000000 = Minimum frequency sub-band 011111 = Default 111111 = Maximum frequency sub-band	
VAS_ADC<2:0> (Readback Only)	D8:D6	Read VCO Autoselect Tune Voltage ADC Output  Active when VCO_VAS_RB (Main address 27 D5) = 1.  000 = Lower than lock range and at risk of unlock  001 = Lower than acquisition range and maintain lock  010 or 101 = Within acquisition range and maintain lock  110 = Higher than acquisition range and maintain lock  111 = Higher than lock range and at risk of unlock	
VCO_BAND<5:0> (Readback Only)	D5:D0	Read the Current Acquired VCO Sub-Band by VCO Autoselect Active when VCO_VAS_RB (Main address 27 D5) = 1.	

### Table 15. Main Address 21: (A4:A0 = 10101, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D0	Reserved bits; set to default
DIE_ID<2:0> (Readback Only)	D7:D5	Read Revision ID at Main Address 21 D7:D5  Active when DIE_ID_READ (Main address 27 D9) = 1.  000 = Pass1  001 = Pass2

### Table 16. Main Address 27: (A4:A0 = 11011, Main Address 0 D0 = 0)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION	
DIE_ID_READ	D9	Die ID Readback Select 0 = Main address 21 D9:D0 reads its own values (default) 1 = Main address 21 D7:D5 reads revision ID	
RESERVED	D8:D6	Reserved bits, set to default	
VAS_VCO_READ	D5	VAS ADC and VCO Sub-Band Readback Select  0 = Main address 19 D9:D0 reads its own values (default)  1 = Main address 19 D8:D6 reads VAS_ADC<2:0>; Main address 19 D5:D0 reads VCO_BAND<5:0>	
RESERVED	D4:D0	Reserved bits; set to default	

### Table 17. Local Address 27: (A4:A0 = 11011, Main Address 0 D0 = 1)

BIT NAME	BIT LOCATION (D0 = LSB)	DESCRIPTION
RESERVED	D9:D3	Reserved bits, set to default
TX_AMD_BB_GAIN	D2	Tx Calibration AM Detector Baseband Gain 0 = Minimum gain (default) 1 = Minimum gain + 5dB
TX_AMD_RF_GAIN	D1:D0	Tx Calibration AM Detector RF Gain  00 = Minimum gain (default)  01 = Minimum gain + 14dB rise at output  1x = Minimum gain + 28dB rise at output

### **Chip Information**

## \_Package Information


For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
68 TQFN-EP	T6800+2	21-0142

33 1411121

PROCESS: BICMOS

# **Typical Operating Circuit**



MIXIM

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/09	Initial release	_
1	3/10	Modified EC table to support single-pass room test flow	2, 3, 5, 8

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

28 \_\_\_\_\_ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600