

106.25MHZ, LVCMOS, LVPECL DUAL OUTPUT OSCILLATOR

ICS843-106

GENERAL DESCRIPTION




The ICS843-106 is a Fibre Channel Dual Output Oscillator and a member of the HiPerClocks[™] family of high performance devices from ICS. The ICS843-106 uses a 25MHz crystal to synthesize 106.25MHz.

The ICS843-106 has excellent jitter performance. The ICS843-106 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- One LVCMOS/LVTTL output, 15Ω output impedance One LVPECL output pair
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequency: 106.25MHz
- Random jitter: 3ps (typical)
- Deterministic jitter: 0.24ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS843-106

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

ICS843-106

8-Lead SOIC
3.90mm x 4.92mm x 1.37mm body package

M Package

Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	ре	Description
1	V _{cc}	Power		Positive supply pin.
2, 3	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	$V_{\sf EE}$	Power		Negative supply pin.
5	Q0	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. 15Ω output impedance.
6	V _{cco}	Power		Output supply pin.
7, 8	nQ1, Q1	Output		Differential LVPECL output pair.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4		pF
R _{OUT}	Output Impedance	Q0			15		Ω

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{CC} + 0.5 V

Outputs, V_{O} (LVCMOS) -0.5V to $V_{CCO} + 0.5V$

Outputs, I_O (LVPECL)

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA}

8 Lead TSSOP 101.7°C/W (0 mps) 8 Lead SOIC 112.7°C/W (0 lfpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.0	3.3	3.6	V
V _{cco}	Output Supply Voltage		3.0	3.3	3.6	V
I _{EE}	Power Supply Current				116	mA
I _{cc}	Power Supply Current				96	mA
I _{cco}	Output Supply Current				24	mA

Table 3B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 0.3V$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		2.6			V
V _{OL}	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{cco}/2$. See Parameter Measurement Information Section, "3.3V Output Load Test Circuit".

Table 3C. LVPECL DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 0.3V$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to ${\rm V_{cco}}$ - 2V.

Table 4. Crystal Characteristics (NOTE 1)

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	I	
Frequency			25		MHz
Frequency Tolerance			±30		ppm
Frequency Stability Over Operating Temperature Range			±30		ppm
Load Capacitance (C _L); NOTE 2			18		pF
Aging for 10 Years			±15		ppm
Drive Level				1	mW

NOTE 1: Using an HC49/US SMD package, the parameters shown above target ±100ppm accuracy.

NOTE 2: See Crystal Input Interface in the Application Information Section.


Table 5. AC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 0.3V$, Ta = 0°C to 70°C


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency				106.25		MHz
t _{DJ}	Deterministic Jitter;	NOTE 1			0.24		ps
t _{RJ}	Random Jitter; NO	ΓE 1			3		ps
t _{RMS}	RMS of Total Distribution (σ); NOTE 2				3.12		ps
t _{p-p}	Peak-to-Peak Jitter; NOTE 1				24		ps
t _{osc}	Oscillation Start Up	Time				10	ms
+ /+	Output	Q0	20% to 80%	100		500	ps
t _R / t _F	Rise/Fall Time	Q1/nQ1	20% 10 80%	250		800	ps
odc	Output Duty Cycle			48		52	%

NOTE 1: Measured using Wavecrest SIA-3000.

NOTE 2: Measured using Wavecrest SIA-3000, Tj @ 10e-12BER result divided by 14.


PARAMETER MEASUREMENT INFORMATION






3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT


3.3V LVPECL OUTPUT LOAD AC TEST CIRCUIT






LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





LVCMOS OUTPUT RISE/FALL TIME

LVPECL OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

LVCMOS OUTPUT:

An unused LVCMOS output should be terminated with 100Ω to ground as close as possible to the device.


LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS843-106 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



FREQUENCY STABILITY

The table shown provides a basic guideline in selecting the proper quartz crystal that meets a timing budget of $\pm 100 \text{ppm}$. For more information on selecting the proper

crystal, see the application note, Crystal Timing Budget and Accuracy for FemtoClock TM .

Parameter	Typical	Units
Frequency Tolerance	±30	ppm
Frequency Stability	±30	ppm
Aging for 10 Years	±15	ppm
Accuracy of ICS Oscillator	±10	ppm
Load Capacitance Accuracy	±3	ppm
Total Overall Timing Error	±88	ppm

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

 $Z_{o} = 50\Omega$ $Z_{o} = 50\Omega$ $S0\Omega \leq 50\Omega$ $V_{CC} - 2V$ $RTT = \boxed{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2}$

FIGURE 2A. LVPECL OUTPUT TERMINATION

drive 50Ω transmission lines.Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2B. LVPECL OUTPUT TERMINATION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843-106. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843-106 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 0.3V = 3.6V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.6V * 116mA = 417.6mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 417.6mW + 30mW = 447.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.448\text{W} * 90.5^{\circ}\text{C/W} = 110.5^{\circ}\text{C}$. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6A. Thermal Resistance $\theta_{,ia}$ for 8-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Meters per Second)

0

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

Table 6B. Thermal Resistance $\theta_{,ia}$ for 8 Lead SOIC Forced Convection

$\boldsymbol{\theta}_{_{\text{IA}}}$ by Velocity (Linear Feet per Minute)

	Ü	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

2.5

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 3.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V $_{\text{CC}}$ - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 7A. $\theta_{JA} vs.$ Air Flow Table for 8 Lead TSSOP

θ_{M} by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 101.7°C/W
 90.5°C/W
 89.8°C/W

Table 7B. θ_{JA} vs. Air Flow Table 8 Lead SOIC

θ_{JA} by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS843-106 is: 2376

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8A. PACKAGE DIMENSIONS

CVMDOL	Millin	neters
SYMBOL	Minimum	Maximum
N		8
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
E	6.40	BASIC
E1	4.30	4.50
е	0.65	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 8B. PACKAGE DIMENSIONS

OVMDOL	Millin	neters
SYMBOL	MINIMUM	MAXIMUM
N		8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843AG-106	3A106	8 lead TSSOP	tube	0°C to 70°C
ICS843AG-106T	3A106	8 lead TSSOP	2500 tape & reel	0°C to 70°C
ICS843AG-106LF	TBD	8 lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS843AG-106LFT	TBD	8 lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C
ICS843AM-106	TBD	8 lead SOIC	tube	0°C to 70°C
ICS843AM-106T	TBD	8 lead SOIC	2500 tape & reel	0°C to 70°C
ICS843AM-106LF	TBD	8 lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS843AM-106LFT	TBD	8 lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

clockhelp@idt.com 408-284-8200

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA