MT8816 ISO-CMOS 8 x 16 Analog Switch Array



Data Sheet

January 2010

Features

- Internal control latches and address decoder
- Short set-up and hold times
- Wide operating voltage: 4.5 V to 13.2 V
- 12Vpp analog signal capability
- R_{ON} 65 Ω max. @ V_{DD} = 12 V, 25°C
- $\Delta R_{ON} \le 10 \Omega @ V_{DD} = 12 V, 25^{\circ}C$
- Full CMOS switch for low distortion
- Minimum feedthrough and crosstalk
- Separate analog and digital reference supplies
- Low power consumption ISO-CMOS technology

Applications

- Key systems
- PBX systems
- Mobile radio
- Test equipment/instrumentation
- Analog/digital multiplexers
- Audio/Video switching

0	rdering Informati	on
MT8816AE MT8816AP MT8816APR MT8816AP1 MT8816APR1 MT8816AE1 MT8816AF1	40 Pin PDIP 44 Pin PLCC 44 Pin PLCC 44 Pin PLCC* 44 Pin PLCC* 40 Pin PDIP* 44 Pin TQFP*	Tubes Tubes Tape & Reel Tubes Tape & Reel Tubes Trays
	* Pb Free Matte Tir	1
	-40°C to +85°C	

Description

The Zarlink MT8816 is fabricated in Zarlink's ISO-CMOS technology providing low power dissipation and high reliability. The device contains a 8 x 16 array of crosspoint switches along with a 7 to 128 line decoder and latch circuits. Any one of the 128 switches can be addressed by selecting the appropriate seven address bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input. V_{SS} is the ground reference of the digital inputs. The range of the analog signal is from V_{DD} to V_{EE}. Chip Select (CS) allows the crosspoint array to be cascaded for matrix expansion.




Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Downloaded from Elcodis.com electronic components Copyright 1997-2010, Zarlink Semiconductor Inc. All Rights Reserved.




Figure 2 - Pin Connections

Pin Description

Pin #		Nome	Description	
TQFP	PDIP	PLCC	Name	Description
39	1	1	Y3	Y3 Analog (Input/Output): this is connected to the Y3 column of the switch array.
40	2	2	AY2	Y2 Address Line (Input).
42	3	3	RESET	Master RESET (Input): this is used to turn off all switches regardless of the condition of CS. Active High.
43,44	4,5	4,5	AX3,AX0	X3 and X0 Address Lines (Inputs).
2, 3	6,7	7,8	X14, X15	X14 and X15 Analog (Inputs/Outputs): these are connected to the X14 and X15 rows of the switch array.
4-9	8-13	9-14	X6-X11	X6-X11 Analog (Inputs/Outputs): these are connected to the X6-X11 rows of the switch array.
41,1,11	14	6,15,16	NC	No Connection
10	15	17	Y7	Y7 Analog (Input/Output): this is connected to the Y7 column of the switch array.
12	16	18	V _{SS}	Digital Ground Reference.
13	17	19	Y6	Y6 Analog (Input/Output): this is connected to the Y6 column of the switch array.
14	18	20	STROBE	STROBE (Input) : enables function selected by address and data. Address must be stable before STROBE goes high and DATA must be stable on the falling edge of the STROBE. Active High.
15	19	21	Y5	Y5 Analog (Input/Output): this is connected to the Y5 column of the switch array.
16	20	22	V _{EE}	Negative Power Supply.
17	21	23	Y4	Y4 Analog (Input/Output): this is connected to the Y4 column of the switch array.
18,19	22, 23	24,25	AX1,AX2	X1 and X2 Address Lines (Inputs).
20,21	24, 25	26,27	AY0,AY1	Y0 and Y1 Address Lines (Inputs).
24,25	26, 27	30,31	X13, X12	X13 and X12 Analog (Inputs/Outputs): these are connected to the X13 and X12 rows of the switch array.
26-31	28 - 33	32-37	X5-X0	X5-X0 Analog (Inputs/Outputs): these are connected to the X5-X0 rows of the switch array.
22,23,33	34	28,29, 38	NC	No Connection.
32	35	39	Y0	Y0 Analog (Input/Output) : this is connected to the Y0 column of the switch array.
34	36	40	CS	Chip Select (Input): this is used to select the device. Active High.

Pin Description (continued)

	Pin #		Name	Description
TQFP	PDIP	PLCC	Name	Description
35	37	41	Y1	Y1 Analog (Input/Output) : this is connected to the Y1 column of the switch array.
36	38	42	DATA	DATA (Input) : a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High.
37	39	43	Y2	Y2 Analog (Input/Output): this is connected to the Y2 column of the switch array.
38	40	44	V _{DD}	Positive Power Supply.

Functional Description

The MT8816 is an analog switch matrix with an array size of 8 x 16. The switch array is arranged such that there are 8 columns by 16 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 128 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0-AX3). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and STROBE inputs are high and are latched on the falling edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. A logical "1" on the RESET input will asynchronously return all memory locations to logical "0" turning off all crosspoint switches regardless of whether CS is high or low. Two voltage reference pins (V_{SS} and V_{EE}) are provided for the MT8816 to enable switching of negative analog signals. The range for digital signals is from V_{DD} to V_{SS} while the range for analog signals is from V_{DD} to V_{EE}. V_{SS} and V_{EE} pins can be tied together if a single voltage reference is needed.

Address Decode

The seven address inputs along with the STROBE and CS (Chip Select) are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low and CS must go high while the address and data are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

Applications

Figure 3 shows a typical Operating Circuit of a video surveillance system using analog crosspoint switches which allow multiple video sources switched to multiple output devices, e.g., video monitor, video recorder etc.




Figure 3 - Typical Video Surveillance System

Figure 4 illustrates the major components of a video surveillance system. In the center is the MT8816, a 16 x 8 analog cross-point IC. At the left are 16 video input buffers CLC2005 from Cadeka Microcircuits. At the right hand side are 8 video output buffers CLC2005 and each buffer is capable of driving a 75 ohm video load directly. BNC connectors are provided for all video inputs and video outputs.

A FT245R USB FIFO from Future Technology Devices International (FTDI) provides a standard USB interface for a PC. Through this USB connection the PC controls the switching of the video signals.




Figure 4 - Functional Block Diagram for a 16 x 8 Video Surveillance System using MT8816

Absolute Maximum Rating	S*- Voltages are with respect to	VFF unless otherwise stated.

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	V _{DD} V _{SS}	-0.3 -0.3	16.0 V _{DD} +0.3	V V
2	Analog Input Voltage	V _{INA}	-0.3	V _{DD} +0.3	V
3	Digital Input Voltage	V _{IN}	V _{SS} -0.3	V _{DD} +0.3	V
4	Current on any I/O Pin	I		±15	mA
5	Storage Temperature	Τ _S	-65	+150	°C
6	Package Power Dissipation PLASTIC DIP	PD		0.6	W

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to V_{EE} unless otherwise stated.

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Operating Temperature	Т _О	-40	25	85	°C	
2	Supply Voltage	V _{DD} V _{SS}	4.5 V _{EE}		13.2 V _{DD} -4.5	V V	
3	Analog Input Voltage	V _{INA}	V_{EE}		V _{DD}	V	
4	Digital Input Voltage	V _{IN}	V_{SS}		V _{DD}	V	

DC Electrical Characteristics[†]- Voltages are with respect to $V_{EE} = V_{SS} = 0$ V, $V_{DD} = 12$ V unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Quiescent Supply Current	I _{DD}		1	100	μΑ	All digital inputs at $V_{IN}=V_{SS}$ or V_{DD}
				0.4	1.5	mA	All digital inputs at V _{IN} =2.4V + V _{SS} ; V _{SS} =7.0 V
				5	15	mA	All digital inputs at V_{IN} =3.4 V
2	Off-state Leakage Current (See G.9 in Appendix)	I _{OFF}		±1	±500	nA	IV _{Xi} - V _{Yj} I = V _{DD} - V _{EE} See Appendix, Fig. A.1
3	Input Logic "0" level	V _{IL}			0.8+V _S s	V	V _{SS} =7.5V; V _{EE} =0 V
4	Input Logic "1" level	V _{IH}	2.0+V _{SS}			V	V _{SS} =6.5V; V _{EE} =0 V
5	Input Logic "1" level	V _{IH}	3.3			V	
6	Input Leakage (digital pins)	I _{LEAK}		0.1	10	μΑ	All digital inputs at $V_{IN} = V_{SS}$ or V_{DD}

† DC Electrical Characteristics are over recommended temperature range.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

	Characteristics	Sym.	25	°C	70	°C	85	j∘C	Units	Test Conditions
			Тур.	Max.	Тур.	Max.	Тур.	Max.		
1	$\begin{array}{llllllllllllllllllllllllllllllllllll$	R _{ON}	45 55 120	65 75 185		75 85 215		80 90 225	Ω Ω Ω	$\label{eq:VSS} \begin{array}{l} V_{SS} = V_{EE} = 0 \ V, V_{DC} = V_{DD}/2, \\ IV_{Xi} = V_{Yj}I = 0.4 \ V \\ See \ Appendix, \ Fig. \ A.2 \end{array}$
2	Difference in on-state resistance between two switches (See G.4 in Appendix)	∆R _{ON}	5	10		10		10	Ω	$\label{eq:VDD} \begin{array}{l} V_{DD} = 12 \text{V}, \ V_{SS} = \text{V}_{EE} = 0, \\ V_{DC} = \text{V}_{DD}/2, \\ \text{IV}_{Xi} = \text{V}_{Yj} \text{I} = 0.4 \ \text{V} \\ \text{See Appendix, Fig. A.2} \end{array}$

DC Electrical Characteristics- Switch Resistance - V_{DC} is the external DC offset applied at the analog I/O pins.

AC Electrical Characteristics[†] - Crosspoint Performance-Voltages are with respect to V_{DD}= 5 V, V_{SS}= 0 V, V_{EE}= -7 V, unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Switch I/O Capacitance	CS		20		pF	f=1 MHz
2	Feedthrough Capacitance	C _F		0.2		pF	f=1 MHz
3	Frequency Response Channel "ON" 20LOG(V _{OUT} /V _{Xi})=-3 dB	F _{3dB}		45		MHz	Switch is "ON"; $V_{INA} = 2Vpp$ sinewave; $R_L = 1 k\Omega$ See Appendix, Fig. A.3
4	Total Harmonic Distortion (See G.5, G.6 in Appendix)	THD		0.01		%	Switch is "ON"; $V_{INA} = 2Vpp$ sinewave f= 1 kHz; $R_L=1 k\Omega$
5	Feedthrough Channel "OFF" Feed.=20LOG (V _{OUT} /V _{Xi}) (See G.8 in Appendix)	FDT		-95		dB	All Switches "OFF"; V_{INA} = 2Vpp sinewave f= 1 kHz; R_L = 1 k Ω . See Appendix, Fig. A.4
6	Crosstalk between any two channels for switches Xi-Yi and	X _{talk}		-45		dB	V_{INA} =2Vpp sinewave f= 10 MHz; R _L = 75 Ω.
	X_{j} - Y_{j} .			-90		dB	V_{INA} =2Vpp sinewave f= 10 kHz; R _L = 600 Ω.
	Xtalk=20LOG (V _{Yj} /V _{Xi}). (See G.7 in Appendix).			-85		dB	V_{INA} =2Vpp sinewave f= 10 kHz; R _L = 1 kΩ.
				-80		dB	V_{INA} =2Vpp sinewave f= 1 kHz; R _L = 10 k Ω . Refer to Appendix, Fig. A.5 for test circuit.
7	Propagation delay through switch	t _{PS}			30	ns	R _L =1 kΩ; C _L =50 pF

† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
 ‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
 Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5 dB better.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Control Input crosstalk to switch (for CS, DATA, STROBE, Address)	CX _{talk}		30		mVpp	V _{IN} =3 V squarewave; R _{IN} =1 kΩ, R _L =10 kΩ. See Appendix, Fig. A.6
2	Digital Input Capacitance	C _{DI}		10		pF	f=1 MHz
3	Switching Frequency	F _O			20	MHz	
4	Setup Time DATA to STROBE	t _{DS}	10			ns	R _L = 1 kΩ, C _L =50 pF [¿]
5	Hold Time DATA to STROBE	t _{DH}	10			ns	R _L = 1 kΩ, C _L =50 pF [¿]
6	Setup Time Address to STROBE	t _{AS}	10			ns	$R_L = 1 \text{ k}\Omega$, $C_L = 50 \text{ pF}^{-1}$
7	Hold Time Address to STROBE	t _{AH}	10			ns	R _L = 1 kΩ, C _L =50 pF [¿]
8	Setup Time CS to STROBE	t _{CSS}	10			ns	R _L = 1 kΩ, C _L =50 pF [¿]
9	Hold Time CS to STROBE	t _{CSH}	10			ns	R _L = 1 kΩ, C _L =50 pF [¿]
10	STROBE Pulse Width	t _{SPW}	20			ns	R _L = 1 kΩ, C _L =50 pF [¿]
11	RESET Pulse Width	t _{RPW}	40			ns	R _L = 1 kΩ, C _L =50 pF [¿]
12	STROBE to Switch Status Delay	t _S		40	100	ns	R _L = 1 kΩ, C _L =50 pF ⁱ
13	DATA to Switch Status Delay	t _D		50	100	ns	R _L = 1 kΩ, C _L =50 pF ⁱ
14	RESET to Switch Status Delay	t _R		35	100	ns	R _L = 1 kΩ, C _L =50 pF ⁱ

AC Electrical Characteristics[†] - Control and I/O Timings- Voltages are with respect to V_{DD} = 5 V, V_{SS} = 0 V, V_{EE} = -7V, unless otherwise stated.

† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details. Digital Input rise time (tr) and fall time (tf) = 5 ns.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing. ¿ Refer to Appendix, Fig. A.7 for test circuit.




Figure 5 - Control Memory Timing Diagram

* See Appendix, Fig. A.7 for switching waveform

MT8816

AX0	AX1	AX2	AX3	AY0	AY1	AY2	Connection*
0	0	0	0	0	0	0	X0-Y0
1	0	0	0	0	0	0	X1-Y0
0	1	0	0	0	0	0	X2-Y0
1	1	0	0	0	0	0	X3-Y0
0	0	1	0	0	0	0	X4-Y0
1	0	1	0	0	0	0	X5-Y0
0	1	1	0	0	0	0	X12-Y0
1	1	1	0	0	0	0	X13-Y0
0	0	0	1	0	0	0	X6-Y0
1	0	0	1	0	0	0	X7-Y0
0	1	0	1	0	0	0	X8-Y0
1	1	0	1	0	0	0	X9-Y0 X10-Y0
0	0	1	1	0	0	0	X10-Y0 X11-Y0
1	1	1	1	0	0	0	X11-Y0 X14-Y0
1	1	1	1	0	0	0	X14-10 X15-Y0
0	0	0	0	1	0	0	
Ų ↓	U ↓	0 ↓	U U	1	U ↓	Ų	X0-Y1 ↓↓
1	1	1	1	1	0	0	X15-Y1
0	0	0	0	0	1	0	
\downarrow	Ų	\downarrow	U ↓	↓	· ↓	Ų	X0-Y2 ↓↓
1	1	1	1	0	1	0	X15-Y2
Q	Q	Q	Q	1	1	0	X0-Y3
\checkmark	+	\checkmark	\downarrow	\checkmark	\downarrow	\checkmark	$\downarrow\downarrow$
1	1	1	1	1	1	0	X15-Y3
Q	Q	Q	Q	Q	Q	1	X0-Y4 ↓↓
* 1	↓ 1	↓ 1	¥ 1	* 0	* 0	↓ 1	↓ ↓ X15-Y4
0	0	0	0	1	0	1	
Ų ↓	Ŭ ↓	¥	¥	\downarrow	↓ ↓	\downarrow	X0-Y5 ↓↓
1	1	1	1	1	0	1	X15-Y5
Q	0	Q	Q	Q	1	1	X0-Y6 ↓↓
*	¥	*	↓	*	*	*	
1	1	1	1	0	1	1	X15-Y6
0	0	0	0	1	1		X0-Y7 ↓↓
*		*	*	*	*	*	
1	1	1	able 1 - Ado	1	1	T	X15-Y7

Table 1 - Address Decode Truth Table

* Switch connections are not in ascending order


44 Pin TQFP


	HIA-BODOS M/MMD HIA-BODOS M/MMD HIA-BODOS MAX HIA-BODOS HAX HIA-BODOS HAX HIA-BODOS HAX HIA-BODOS HAX HIN HIN HIN HIN HIN HIN HIN HIN
Symbol Min Nom Max A - - 1.20 A1 0.05 - 0.15 A2 0.95 1.00 1.05 D 12 BSC 0.15 D1 10 BSC E E1 10 BSC E L 0.45 0.60 0.75 N 44 e 0.80 BSC b 0.30 0.37 0.45 b1 0.30 0.35 0.40 occ 0.10 ddd 0.20 asa 0.20 JEDEC #: MS-026 (C) ACB	 Notes: All dimensions and toleerances conform to ANSI Y14.5-1982. Datum plane _H_ is located at the mold parting line and is coincident with the bottom of the lead where the lead exits the plastic body. Dimensions "D1" and "E1" do not include mold protrusion. Allowable profusion is 0.254mm per side. Dimensions "D1" and "E1" include mold protrusion. Allowable profusion is 0.254mm per side. Dimensions "D1" and "E1" include mold more proteins. Allowable particular the and are determined at Datum plane _HE_1. Dimensions "D1" and "E1" in Could Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the "b" dimension at maximum material condition. Dambar can not be located on the lower radius or the foot. Controlling dimensions: Millimeter. Dimensions "D1" and "E" are measured from both innermost and outermost points. Deviation from lead-tip true position shall be within ±0.076mm for pitch >0.5mm and within ±0.04 for pitch s0.5mm. Lead coglanarity shall be with lead pitch of 0.65-0.80mm. 0.076mm for devices with lead pitch of 0.50mm. 0.076mm (accurred parkage to lead tip) shall be 15.30 ± 0.165mm (802'±0085'). The top of package is smaller than the bottom of the package by 0.15mm.

The top or package is smaller than the bottom of the package by 0.
 This outline conforms to Jedec publication 95 registration MS-026
 The 160 lead is a compliant depopulation of the 176 lead MS-026 variation BGA.

Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.





Notes:

- Notes: 1. Controlling Dimensions are in inches 2. Dimension A, A1 and L are measured with the package seated in the Seating Plane 3. Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion shall not exceed 0.010 inch. 4. Dimensions E & eA are measured with leads constrained to be perpendicular to plane T. 5. Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC must be zero or greater.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code
ISSUE	1	2	3	<u> </u>	ZARLINK SEMICONDUCTOR	Previous package codes	Package Outline for 40 lead PDIP
ACN	7010	203533	213103			DP / F	
DATE	20Apr95	25Nov97	15Jul02				
APPRD.							GPD00073



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's l2C components conveys a license under the Philips l2C Patent rights to use these components in and l2C System, provided that the system conforms to the l2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE