SILICON LABS

## Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)

## Key Features

- 10 to 220 MHz operating frequency range
- Low output clock skew: 45ps-typ
- Low output clock jitter:
- 25 ps-typ cycle-to-cycle jitter
- 15 ps-typ period jitter
- Low part-to-part output skew: 90 ps-typ
- Wide 2.5 V to 3.3 V power supply range
- Low power dissipation:
- 20 mA -max at 66 MHz and $\mathrm{VDD}=3.3 \mathrm{~V}$
- $18 \mathrm{~mA}-\mathrm{max}$ at 66 MHz and $\mathrm{VDD}=2.5 \mathrm{~V}$
- One input drives 8 outputs
- Multiple configurations and drive options
- Select mode to bypass PLL or tri-state outputs
- SpreadThru ${ }^{\text {TM }}$ PLL that allows use of SSCG
- Available in 16-pin SOIC and TSSOP packages
- Available in Commercial and Industrial grades


## Applications

- Printers, MFPs and Digital Copiers
- PCs and Work Stations
- Routers, Switchers and Servers
- Datacom and Telecom
- High-SpeedDigital Embeded Systems


## Description

The SL23EP08 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to nine (9) clock outputs from one (1) reference input clock, for high speed clock distribution applications.

The product has an on-chip PLL and a feedback pin (FBK) which can be used to obtain feedback from any one of the output clocks. The SL23EP08 has two (2) clock driver banks each with four (4) clock outputs. These outputs are controlled by two (2) select input pins S1 and S2. When only four (4) outputs are needed, four (4) bank-B output clock buffers can be tri-stated to reduce power dissipation and jitter. The select inputs can also be used to tri-state both banks A and B or drive them directly from the input bypassing the PLL and making the product behave like a Non-Zero Delay Buffer (NZDB). The product also offers various $1 \mathrm{X}, 2 \mathrm{X}$ and 4 X frequency options at the output clocks. Refer to the "Product Configuration Table" for the details.

The high-drive version operates up to 220 MHz and 200 MHz at 3.3 V and 2.5 V power supplies respectively.

## Benefits

- Up to eight (8) distribution of input clock
- Standard and High-Dirive levels to control impedance level, frequency range and EMI
- Low power dissipation, jitter and skew
- Low cost


## Block Diagram



## Pin Configuration



16-Pin SOIC and TSSOP

## Pin Description

| Pin <br> Number | Pin Name | Pin Type | Pin Description |
| :---: | :--- | :---: | :--- |
| 1 | CLKIN | Input | Reference Frequency Clock Input. 5V tolerant input. Weak pull-down (250k $\Omega)$. |
| 2 | CLKA1 | Output | Buffered Clock Output, Bank A. Weak pull-down (250k $\Omega)$. |
| 3 | CLKA2 | Output | Buffered Clock Output, Bank A. Weak pull-down (250k $)$ ). |
| 4 | VDD | Power | 3.3V or 2.5V Power Supply. |
| 5 | GND | Power | Power Ground. |
| 6 | CLKB1 | Output | Buffered Clock Output, Bank B. Weak pull-down (250k $\Omega)$. |
| 7 | CLKB2 | Output | Buffered Clock Output, Bank B. Weak pull-down $(250 \mathrm{k} \Omega)$. |
| 8 | S2 | Input | Select Input, select pin S2. Weak pull-up (250k $).$ |
| 9 | S1 | Input | Select Input, select pin S1. Weak pull-up (250k $\Omega)$. |
| 10 | CLKB3 | Output | Buffered Clock Output, Bank B. Weak pull-down $(250 \mathrm{k} \Omega)$. |
| 11 | CLKB4 | Output | Buffered Clock Output, Bank B. Weak pull-down (250k $\Omega)$. |
| 12 | GND | Power | Power Ground. |
| 13 | VDD | Power | 3.3V or 2.5V Power Supply. |
| 14 | CLKA3 | Output | Buffered Clock Output, Bank A. Weak pull-down (250k $\Omega)$. |
| 15 | CLKA4 | Output | Buffered Clock Output, Bank A. Weak pull-down (250k $\Omega)$. |
| 16 | FBK | Output | PLL Feedback input. |

## General Description-

The SL23EP08 is a low skew, low jitter Zero Delay Buffer with very low operating current.

The product includes an on-chip high performance PLL that locks into the input reference clock and produces nine (9) output clock drivers tracking the input reference clock for systems requiring clock distribution.
in addition to CLKOUT that is used for internal PLL feedback, there are two (2) banks with four (4) outputs in each bank, bringing the number of total available output clocks to nine (9).

## Input and output Frequency Range-

The input and output frequency range is the same. But, the frequency range depends on VDD and drive levels as given in the below Table 1.

| VDD(V) | Drive | Min(MHz) | Max(MHz) |
| :---: | :---: | :---: | :---: |
| 3.3 | HIGH | 10 | 220 |
| 3.3 | STD | 10 | 167 |
| 2.5 | HIGH | 10 | 200 |
| 2.5 | STD | 10 | 133 |

Table 1. Input/Output Frequency Range

If the input clock frequency is less than 2 MHz or floating, this is detected by an input frequency detection circuitry and all eight (8) clock outputs are forced to Hi-Z. The PLL is shutdown to save power. In this shutdown state, the product draws less than $25 \mu \mathrm{~A}$ supply current.

## SpreadThru ${ }^{\text {TM }}$ Feature-

If a Spread Spectrum Clock (SSC) were to be used as an input clock, the SL23EP08 is designed to pass the modulated Spread Spectrum Clock (SSC) signal from its reference input to the output clocks. The same spread characteristics at the input are passed through the PLL and drivers without any degradation in spread percent (\%), spread profile and modulation frequency

## Select Input Control-

The SL23EP08 provides two (2) input select control pins called S1 and S2. This feature enables users to selects various states of output clock banks-A and bank-B, output source and PLL shutdown features as shown in the Table 2.

The S1 (Pin-9) and S2 (Pin-8) inputs include $250 \mathrm{k} \Omega$ weak pull-down resistors to GND.

## PLL Bypass Mode

If the S1 and S2 pins are logic Low(0) and $\operatorname{High}(1)$ respectively, the on-chip PLL is shutdown and bypassed, and all the nine output clocks bank $A$, bank $B$ and CLKOUT clocks are driven by directly from the reference input clock. In this operation mode SL23EP08 works like a non-ZDB product.

## High and Low-Drive Product Options -

The SL23EP08 is offered with High-Drive "-1H" and Standard-Drive "-1" options. These drive options enable the users to control load levels, frequency range and EMI control. Refer to the AC electrical tables for the details.

## Skew and Zero Delay -

All outputs should drive the similar load to achieve output-tooutput skew and input-to-output specifications given in the AC electrical tables. However, Zero delay between input and outputs can be adjusted by changing the loading of CLKOUT relative to the banks $A$ and $B$ clocks since CLKOUT is the feedback to the PLL.

## Power Supply Range (VDD)-

The SL23EP08 is designed to operate in a wide power supply range from 2.3 V (Min) to 3.3 V (Max). An internal onchip voltage regulator is used to supply PLL constant power supply of 1.8 V , leading to a consistent and stable PLL electrical performance in terms of skew, jitter and power dissipation. Contact SLI for 1.8 V power supply version ZDB called SL23EPL08.

| S2 | S1 | Clock A1-A4 | Clock B1-B4 | CLKOUT | Output Source | PLL Shutdown and <br> Bypass |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Tri-state | Tri-state | Driven | PLL | Yes |
| 0 | 1 | Driven | Tri-state | Driven | PLL | No |
| 1 | 0 | Driven $^{[1]}$ | Driven $^{[1]}$ | Driven (4) | Reference | Yes |
| 1 | 1 | Driven | Driven | Driven | PLL | No |

Table 2. Select Input Decoding

| Device | Feedback From | Bank-A Frequency | Bank-B Frequency |
| :--- | :--- | :--- | :--- |
| SL23EP08-1 | Bank-A or Bank-B | Reference | Reference |
| SL23EP08-1H | Bank-A or Bank-B | Reference | Reference |
| SL23EP08-2 | Bank-A | Reference | Reference/2 |
| SL23EP08-2 | Bank-B | $2 \times$ Reference | Reference |
| SL23EP08-3 | Bank-A | Reference $2 \times$ Reference | Ren |
| SL23EP08-3 | Bank-B | 4X Reference | 2X Reference |
| SL23EP08-4 | Bank-A or Bank-B | 2X Reference | 2X Reference |
| SL23EP08-5H | Bank-A or Bank-B | Reference $/ 2$ | Reference $/ 2$ |

Table 3. Available SL23EP08 Configurations

Notes:

1. Outputs are inverted on SL23EP08-2 and SL23EP08-3 in PLL bypass mode when $\mathrm{S} 2=1$ and $\mathrm{S} 1=0$.
2. Output phase is either $0^{\circ}$ or $180^{\circ}$ with respect to CLKIN input. If phase integrity is required, use the SL23EP08-2.


Figure 1. CLKIN Input to CLKA and CLKB Delay

Absolute Maximum Ratings

| Description | Condition | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Supply voltage, VDD |  | -0.5 | 4.6 | V |
| All Inputs and Outputs |  | -0.5 | $\mathrm{VDD}+0.5$ | V |
| Ambient Operating Temperature | In operation, C-Grade | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | In operation, I-Grade | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | No power is applied | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | In operation, power is applied | - | 125 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature |  | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| ESD Rating (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | - | V |

Operating Conditions: Unless otherwise stated VDD=2.5V to 3.3V and for both C and I Grades

| Symbol | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD3.3 | 3.3V Supply Voltage | 3.3V+/-10\% | 3.0 | 3.6 | V |
| VDD2.5 | 2.5V Supply Voltage | 2.5V+/-10\% | 2.3 | 2.7 | V |
| TA | Operating Temperature(Ambient) | Commercial | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| CLOAD | Load Capacitance | <100 MHz, 3.3V with Standard or High drive | - | 30 | pF |
|  |  | $<100 \mathrm{MHz}, 2.5 \mathrm{~V}$ with High drive | - | 30 | pF |
|  |  | $<133.3 \mathrm{MHz}, 3.3 \mathrm{~V}$ with Standard or High drive | - | 22 | pF |
|  |  | $<133.3 \mathrm{MHz}$, 2.5V with High drive | - | 22 | pF |
|  |  | $<133.3 \mathrm{MHz}, 2.5 \mathrm{~V}$ with Standard drive | - | 15 | pF |
|  |  | $>133.3 \mathrm{MHz}, 3.3 \mathrm{~V}$ with Standard or High drive | - | 15 | pF |
|  |  | >133.3 MHz, 2.5V with High drive | - | 15 | pF |
| CIN | Input Capacitance | S1, S2 and CLKIN pins | - | 5 | pF |
| CLBW | Closed-loop bandwidth | 3.3V, (typical) | 1.2 |  | MHz |
|  |  | 2.5 V , (typical) | 0.8 |  | MHz |
| ZOUT | Output Impedance | 3.3V, (typical), High drive | 29 |  | $\Omega$ |
|  |  | 3.3V, (typical), Standard drive | 41 |  | $\Omega$ |
|  |  | 2.5V, (typical), High drive | 37 |  | $\Omega$ |
|  |  | 2.5V, (typical), Standard drive | 41 |  | $\Omega$ |

DC Electrical Specifications (VDD=3.3V): Unless otherwise stated for both C and I Grades

| Symbol | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply Voltage |  | 2.970 | 3.630 | V |
| VIL | Input LOW Voltage |  | - | 0.8 | V |
| VIH | Input HIGH Voltage |  | 2.0 | VDD+0.3 | V |
| IIL | Input Leakage Current | $0<\mathrm{VIN}<0.8 \mathrm{~V}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| IIH | Input HIGH Current | VIN = VDD | - | 100 | $\mu \mathrm{A}$ |
| VOL | Output LOW Voltage | IOL $=8 \mathrm{~mA}$ (standard drive) | - | 0.4 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ (high drive) | - | 0.4 | V |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ (standard drive) | 2.4 | - | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ (high drive) | 2.4 | - | V |
| IDDPD | Power Down Supply Current CLKIN<2MHz | CLKIN $=0 \mathrm{MHz}$ (C-Grade) | - | 12 | $\mu \mathrm{A}$ |
|  |  | CLKIN $=0 \mathrm{MHz}$ (l-Grade) | - | 25 | $\mu \mathrm{A}$ |
| IDD | Power Supply Current | All Outputs CL=0, $66-\mathrm{MHz}$ CLKIN | - | 20 | mA |

DC Electrical Specifications (VDD=2.5V): Unless otherwise stated for both C and I Grades

| Symbol | Description | Condition | Min. | Max. | Unit. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply Voltage |  | 2.3 | 2.7 | V |
| VIL | Input LOW Voltage |  | - | 0.7 | V |
| VIH | Input HIGH Voltage |  | 1.7 | VDD +0.3 | V |
| IIL | Input Leakage Current | $0<\mathrm{VIN}<0.8 \mathrm{~V}$ | - | 10 | $\mu \mathrm{A}$ |
| IIH | Input HIGH Current | VIN = VDD | - | 100 | $\mu \mathrm{A}$ |
| VOL | Output LOW Voltage | $\mathrm{IOL}=8 \mathrm{~mA}$ (standard drive) | - | 0.5 | V |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ (high drive) | - | 0.5 | V |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ (standard drive) | VDD - 0.6 | - | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ (high drive) | VDD-0.6 | - | V |
| IDDPD | Power Down Supply Current CLKIN<2MHz | CLKIN = 0 MHz (C-Grade) | - | 12 | $\mu \mathrm{A}$ |
|  |  | CLKIN $=0 \mathrm{MHz}$ (l-Grade) | - | 25 | $\mu \mathrm{A}$ |
| IDD | Power Supply Current | All Outputs CL=0, 66-MHz CLKIN | - | 18 | mA |

AC Electrical Specifications: VDD $=3.3 \mathrm{~V}+1-10 \%$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Operation (Commercial Grade)

| Symbol | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOUT-1 | Output Frequency | CL=30pf, All devices | 10 | - | 160 | MHz |
| FOUT-2 | Output Frequency | CL=20pF, -1 H and -5 H versions | 10 | - | 220 | MHz |
| FOUT-2 | Output Frequency | CL=15pF, -1,-2,-3 and -4 versions | 10 | - | 200 | MHz |
| DC-1 | Duty Cycle. -1, -2, $-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=30pF, FOUT=66.6MHz and Measured at VDD/2 | 40.0 | 50.0 | 60.0 | \% |
| DC-2 | Duty Cycle, $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT<66.6MHz and Measured at VDD/2 | 45.0 | 50.0 | 55.0 | \% |
| DC-1 | Duty Cycle. -1, -2, $-3,-4,-1 \mathrm{H}$ and -5 H versions | $\mathrm{CL}=30 \mathrm{pF}$, FOUT $=120 \mathrm{MHz}$ and Measured at VDD/2 | TBD | TBD | TBD | \% |
| DC-2 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | $\mathrm{CL}=15 \mathrm{pF}, \mathrm{FOUT}=120 \mathrm{MHz}$ and Measured at VDD/2 | TBD | TBD | TBD | \% |
| tr/f-1 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V $C L=30 p F$ | - | - | 1.6 | ns |
| tr/f-2 | Rise and Fall Times. -1, -2 , 3 , and -4 versions | Measured between 0.8 V and 2.0 V CL=15pF | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. $-1,1 \mathrm{H}$ and -5 H versions | Measured between 0.8 V and 2.0 V $\mathrm{CL}=30 \mathrm{pF}$ | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. -1 H and -5 H versions | Measured between 0.8 V and 2.0 V $C L=15 \mathrm{pF}$ | - | - | 1.0 | ns |
| SKW-1 | Output-to-Output on same bank A or B. All versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-2 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-3 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 130 | 300 | ps |
| SKW-4 | Device-to-Device Skew. All versions | All outputs are equally loaded. Measured at VDD/2 and FBK pin | - | 180 | 500 | ps |
| tCFD | CLKIN to FBK Rising Edge Delay | All outputs are equally loaded. Measured at VDD/2 | -200 | - | 200 | ps |
| t2 | Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ${ }^{[2]}$ <br> (Measured at VDD/2) | PLL Bypass mode | 1.5 | - | 4.4 | ns |
|  |  | PLL enabled @ 3.3V | -100 | - | 100 | ps |
|  |  | PLL enabled @2.5V | -200 | - | 200 | ps |
| t3 | Part-to-Part Skew ${ }^{[2]}$ (Measured at VDD/2) | Measured at VDD/2. Any output to any output, 3.3V supply | - | - | $\pm 150$ | ps |
|  |  | Measured at VDD/2. Any output to any output, 2.5 V supply | - | - | $\pm 300$ | ps |
| tLOCK | PLL Lock Time | Valid on all clock pins from VDD $=2.97 \mathrm{~V}$ | - | - | 1.0 | ms |

AC Electrical Specifications: VDD $=3.3 \mathrm{~V}+1-10 \%$ and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operation (Industrial Grade)

| Symbol | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOUT-1 | Output Frequency | CL=30pf, All devices | 10 | - | 160 | MHz |
| FOUT-2 | Output Frequency | CL=20pF, -1 H and -5 H versions | 10 | - | 220 | MHz |
| FOUT-2 | Output Frequency | CL=15pF, -1,-2,-3 and -4 versions | 10 | - | 200 | MHz |
| DC-1 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | $C L=30 \mathrm{pF}$, FOUT $=66.6 \mathrm{MHz}$ and Measured at VD/2 | 40.0 | 50.0 | 60.0 | \% |
| DC-2 | Duty Cycle, $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT<66.6MHz and Measured at VDD/2 | 45.0 | 50.0 | 55.0 | \% |
| DC-1 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | $\mathrm{CL}=30 \mathrm{pF}, \mathrm{FOUT}=120 \mathrm{MHz}$ and Measured at VDD/2 | TBD | TBD | TBD | \% |
| DC-2 | Duty Cycle. -1, $-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT=120MHz and Measured at VDD/2 | TBD | TBD | TBD | \% |
| tr/f-1 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V $\mathrm{CL}=30 \mathrm{pF}$ | - | - | 1.6 | ns |
| tr/f-2 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V $C L=15 \mathrm{pF}$ | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. $-1,1 \mathrm{H}$ and -5 H versions | Measured between 0.8 V and 2.0 V $\mathrm{CL}=30 \mathrm{pF}$ | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. -1 H and -5 H versions | Measured between 0.8 V and 2.0 V $C L=15 p F$ | - | - | 1.0 | ns |
| SKW-1 | Output-to-Output on same bank A or B. All versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-2 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-3 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 130 | 300 | ps |
| SKW-4 | Device-to-Device Skew. All versions | All outputs are equally loaded. Measured at VDD/2 and FBK pin | - | 180 | 500 | ps |
| tCFD | CLKIN to FBK Rising Edge Delay | All outputs are equally loaded. Measured at VDD/2 | -200 | - | 200 | ps |
| t2 | Delay Time, CLKIN Rising <br> Edge to CLKOUT Rising Edge ${ }^{[2]}$ <br> (Measured at VDD/2) | PLL Bypass mode | 1.5 | - | 4.4 | ns |
|  |  | PLL enabled @ 3.3V | -100 | - | 100 | ps |
|  |  | PLL enabled @2.5V | -200 | - | 200 | ps |
| t3 | Part-to-Part Skew ${ }^{[2]}$ (Measured at VDD/2) | Measured at VDD/2. Any output to any output, 3.3V supply | - | - | $\pm 150$ | ps |
|  |  | Measured at VDD/2. Any output to any output, 2.5 V supply | - | - | $\pm 300$ | ps |
| tLOCK | PLL Lock Time | Valid on all clock pins from VDD=2.97V | - | - | 1.0 | ms |

AC Electrical Specifications: VDD $=2.5 \mathrm{~V}+\mid-10 \%$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Operation (Commercial Grade)

| Symbol | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOUT-1 | Output Frequency | CL=30pf, All devices | 10 | - | 160 | MHz |
| FOUT-2 | Output Frequency | CL=20pF, -1 H and -5 H versions | 10 | - | 220 | MHz |
| FOUT-2 | Output Frequency | CL=15pF, $-1,-2,-3$ and -4 versions | 10 | - | 200 | MHz |
| DC-1 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=30pF, FOUT $=66.6 \mathrm{MHz}$ and Measured at VDD/2 | 40.0 | 50.0 | 60.0 | \% |
| DC-2 | Duty Cycle, $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | FL=15pF, FOUT<66.6MHz and Measured at VDD/2 | 45.0 | 50.0 | 55.0 | \% |
| DC-1 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=30pF, FOUT=120MHz and Measured at VDD/2 | TBD | TBD | TBD | \% |
| DC-2 | Duty Cycle. -1, $-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT=120MHz and Measured at VDD/2 | TBD | TBD | TBD | \% |
| tr/f-1 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V CL=30pF | - | - | 1.6 | ns |
| tr/f-2 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V $C L=15 \mathrm{pF}$ | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. $-1,1 \mathrm{H}$ and -5 H versions | Measured between 0.8 V and 2.0 V $C L=30 p F$ | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. -1 H and -5 H versions | Measured between 0.8 V and 2.0 V $C L=15 \mathrm{pF}$ | - | - | 1.0 | ns |
| SKW-1 | Output-to-Output on same bank A or B. All versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-2 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-3 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 130 | 300 | ps |
| SKW-4 | Device-to-Device Skew. All versions | All outputs are equally loaded. Measured at VDD/2 and FBK pin | - | 180 | 500 | ps |
| tCFD | CLKIN to FBK Rising Edge Delay | All outputs are equally loaded. Measured at VDD/2 | -200 | - | 200 | ps |
| t2 | Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ${ }^{[2]}$ <br> (Measured at VDD/2) | PLL Bypass mode | 1.5 | - | 4.4 | ns |
|  |  | PLL enabled @ 3.3V | -100 | - | 100 | ps |
|  |  | PLL enabled @2.5V | -200 | - | 200 | ps |
| t3 | Part-to-Part Skew ${ }^{[2]}$ (Measured at VDD/2) | Measured at VDD/2. Any output to any output, 3.3V supply | - | - | $\pm 150$ | ps |
|  |  | Measured at VDD/2. Any output to any output, 2.5 V supply | - | - | $\pm 300$ | ps |
| tLOCK | PLL Lock Time | Valid on all clock pins from VDD=2.97V | - | - | 1.0 | ms |

AC Electrical Specifications: VDD $=2.5 \mathrm{~V}+/-10 \%$ and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operation (Industrial Grade)

| Symbol | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOUT-1 | Output Frequency | CL=30pf, All devices | 10 | - | 160 | MHz |
| FOUT-2 | Output Frequency | CL=20pF, -1 H and -5 H versions | 10 | - | 220 | MHz |
| FOUT-2 | Output Frequency | CL=15pF, -1,-2,-3 and -4 versions | 10 | - | 200 | MHz |
| DC-1 | Duty Cycle. -1, $-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=30pF, FOUT=66.6MHz and Measured at VDD/2 | 40.0 | 50.0 | 60.0 | \% |
| DC-2 | Duty Cycle, -1, $-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT<66.6MHz and Measured at VDD/2 | 45.0 | 50.0 | 55.0 | \% |
| DC-1 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | $C L=30 \mathrm{pF}$, FOUT $=120 \mathrm{MHz}$ and Measured at VDD/2 | TBD | TBD | TBD | \% |
| DC-2 | Duty Cycle. $-1,-2,-3,-4,-1 \mathrm{H}$ and -5 H versions | CL=15pF, FOUT=120MHz and Measured at VDD/2 | TBD | TBD | TBD | \% |
| tr/f-1 | Rise and Fall Times. -1, -2, 3 , and -4 versions | Measured between 0.8 V and 2.0 V CL=30pF | - | - | 1.6 | ns |
| tr/f-2 | Rise and Fall Times. -1, -2 , 3 , and -4 versions | Measured between 0.8 V and 2.0 V CL=15pF | - |  | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. $-1,1 \mathrm{H}$ and -5 H versions | Measured between 0.8 V and 2.0 V CL=30pF | - | - | 1.2 | ns |
| tr/f-3 | Rise and Fall Times. -1 H and -5 H versions | Measured between 0.8 V and 2.0 V $C L=15 p F$ | - | - | 1.0 | ns |
| SKW-1 | Output-to-Output on same bank A or B. All versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-2 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 60 | 150 | ps |
| SKW-3 | Output Bank-A to Bank-B Skew. -1-4 and -5H versions | All outputs are equally loaded. Measured at VDD/2 | - | 130 | 300 | ps |
| SKW-4 | Device-to-Device Skew. All versions | All outputs are equally loaded. Measured at VDD/2 | - | 180 | 500 | ps |
| tCFD | CLKIN to FBK Rising Edge Delay | All outputs are equally loaded. Measured at VDD/2 | -200 | - | 200 | ps |
| t2 | Delay Time, CLKIN Rising Edge to CLKOUT Rising Edge ${ }^{[2]}$ <br> (Measured at VDD/2) | PLL Bypass mode | 1.5 | - | 4.4 | ns |
|  |  | PLL enabled @ 3.3V | -100 | - | 100 | ps |
|  |  | PLL enabled @ 2.5 V | -200 | - | 200 | ps |
| t3 | Part-to-Part Skew (Measured at VDD/2) | Measured at VDD/2. Any output to any output, 3.3V supply | - | - | $\pm 150$ | ps |
|  |  | Measured at VDD/2. Any output to any output, 2.5 V supply | - | - | $\pm 300$ | ps |
| tLOCK | PLL Lock Time | Valid on all clock pins from VDD=2.97V | - | - | 1.0 | ms |

## External Components \& Design Considerations

## Typical Application Schematic



## Comments and Recommendations

Decoupling Capacitor: A decoupling capacitor of $0.1 \mu \mathrm{~F}$ must be used between VDD and VSS pins. Place the capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin and to the GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.
Series Termination Resistor: A series termination resistor is recommended if the distance between the output clocks and the load is over $11 / 2$ inch. The nominal impedance of the clock outputs is given on the page 4. Place the series termination resistors as close to the clock outputs as possible.
Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve "Zero Delay" between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for feedback to PLL, and sees an additional 4 pF load with respect to Bank A and B clocks. For applications requiring zero input/output delay, the load at the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the capacitance at the CLKOUT pin could be increased or decreased to increase or decrease the delay between Bank A and B clocks and CLKIN.

For minimum pin-to-pin skew, the external load at all the Bank $A$ and $B$ clocks must be the same.

## Switching Waveforms



Figure 2. Output to Output Skew


Figure 3. Input to Output Skew


Figure 4. Part-to-Part Skew

## Package Drawing and Dimensions

## 16-Lead TSSOP (4.4mm)




Thermal Characteristics

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance Junction to Ambient | $\theta \mathrm{JA}$ | Still air | - | 80 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta \mathrm{JA}$ | 1m/s air flow | - | 70 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta$ JA | $3 \mathrm{~m} / \mathrm{s}$ air flow | - | 68 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta$ JC | Independent of air flow | - | 36 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Package Drawing and Dimensions (Cont.)

## 16-Lead SOIC ( 150 Mil )




Thermal Characteristics

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance Junction to Ambient | $\theta \mathrm{JA}$ | Still air | - | 120 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta$ JA | 1m/s air flow | - | 115 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta$ JA | $3 \mathrm{~m} / \mathrm{s}$ air flow | - | 105 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta$ JC | Independent of air flow | - | 60 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Ordering Information ${ }^{[3]}$

| Ordering Number | Marking | Shipping Package | Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| SL23EP08SC-1 | SL23EP08SC-1 | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-1T | SL23EP08SC-1 | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SI-1 | SL23EP08SI-1 | Tube | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SI-1T | SL23EP08SI-1 | Tape and Reel | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SC-1H | SL23EP08SC-1H | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-1HT | SL23EP08SC-1H | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SI-1H | SL23EP08SI-1H | Tube | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SI-1HT | SL23EP08SI-1H | Tape and Reel | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08ZC-1H | SL23EP08ZC-1H | Tube | 16 -pin TSSOP | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08ZC-1HT | SL23EP08ZC-1H | Tape and Reel | 16 -pin TSSOP | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08ZI-1H | SL23EP08ZI-1H | Tube | 16 -pin TSSOP | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08ZI-1HT | SL23EP08ZI-1H | Tape and Reel | 16 -pin TSSOP | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SC-2 | SL23EP08SC-2 | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-2T | SL23EP08SC-2 | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SI-2 | SL23EP08SI-2 | Tube | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SI-2T | SL23EP08SI-2 | Tape and Reel | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SC-3 | SL23EP08SC-3 | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-3T | SL23EP08SC-3 | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SI-3 | SL23EP08SI-3 | Tube | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SI-3T | SL23EP08SI-3 | Tape and Reel | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SC-4 | SL23EP08SC-4 | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-4T | SL23EP08SC-4 | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SI-4 | SL23EP08SI-4 | Tube | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SI-4T | SL23EP08SI-4 | Tape and Reel | 16 -pin SOIC | -40 to $85^{\circ} \mathrm{C}$ |
| SL23EP08SC-5H | SL23EP08SC-5H | Tube | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |
| SL23EP08SC-5HT | SL23EP08SC-5H | Tape and Reel | 16 -pin SOIC | 0 to $70^{\circ} \mathrm{C}$ |

Notes:
3. The SL23EP08 products are RoHS compliant.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

