

# **TDA7331**

## SINGLE CHIP RDS DEMODULATOR + FILTER


- VERY HIGH RDS DEMODULATION QUALITY WITH IMPROVED DIGITAL SIGNAL PROC-ESSING
- HIGH PERFORMANCE, 57KHz BANDPASS FILTER (8th ORDER)
- PURELY DIGITAL RDS DEMODULATION WITHOUT EXTERNAL COMPONENTS
- ARI INDICATION AND RDS SIGNAL QUAL-ITY OUTPUTS
- 4.332MHz CRYSTAL OSCILLATOR (8.664 and 17.328MHz SELECTABLE OP-TIONS)
- LOW NOISE CMOS TECHNOLOGY
- LOW RADIATION

#### DESCRIPTION

The TDA7331, an improved version of TDA7330B, recovers the additional inaudible RDS information which is transmitted by FM radio broadcasting stations and operates in accordance with the EBU (European Broadcasting Union) specifications.


The device is made up of two sections: a cas-

#### **BLOCK DIAGRAM and TEST CIRCUIT**



caded antialiasing  $\neg$  switched capacitors bandpass filter for precise RDS band selection and a demodulating becaon that performs the extraction od RDS da a stream (RDDA) and clock (RDCL), to be furner processed by a suitable RDS decoder.

Outputs for RDS signal guality and ARI indication are also present.



### TDA7331

#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                   | Value      | Unit |
|------------------|-----------------------------|------------|------|
| Vs               | Supply Voltage              | 7          | V    |
| T <sub>op</sub>  | Operating Temperature Range | -40 to 85  | °C   |
| T <sub>stg</sub> | Storage Temperature         | -55 to 150 | °C   |

#### PIN FUNCTION

| N <sup>o</sup> pin | Name   | Functional description  |
|--------------------|--------|---|
| 1                  | MPX    | RDS input signal  |
| 2                  | VREF   | Reference voltage   |
| 3                  | OSEL   | Oscillator selector pin: - open, or closed to Vs = quartz oscillator  |
|                    |        | <ul> <li>closed to GND = external driven</li> </ul>   |
| 4                  | FILOUT | Filter output   |
| 5                  | GND    | Ground  |
| 6                  | nc     | Not connected   |
| 7                  | nc     | Not connected   |
| 8                  | nc     | Not connected   |
| 9                  | OSCOUT | Oscillator output   |
| 10                 | OSCIN  | Oscillator input  |
| 11                 | T57    | Testing output pin: 57kHz clock output  |
| 12                 | RDCL   | RDS clock output 1187.5Hz   |
| 13                 | RDDA   | RDS data output   |
| 14                 | QUAL   | Output for signal quality indication (High = good)  |
| 15                 | ARI    | Output for ARI indication: - high when RDS+ARI are present<br>- high when only ARI is present<br>- low when only RDS is present<br>- undefined when nos signal is present |
| 16                 | Vs     | Supply voltage  |
| 17                 | nc     | Not connected   |
| 18                 | FSEL   | Frequency selector pin: - 100K to $V_S = 17.328MHz$<br>- open = 4.332MHz<br>- closed to $V_S = 8.664MHz$  |
| 19                 | ТМ     | Test mode pin: - open = normal operation<br>- closed to V <sub>S</sub> = testmode   |
| 20                 | EXTRES | Reset pin: - open = run mode<br>- closed to V <sub>S</sub> = reset condition  |

#### PIN CONNECTION

| МРХ 🗆    |    | 20 🗖 EXTRES         |  |  |
|----------|----|---------------------|--|--|
| VREF 🗖   | 2  | 19 🗖 TM             |  |  |
| OSEL 🗖   | 3  | 18 🗍 FSEL           |  |  |
| FILOUT   | 4  | 17 🔲 N.C.           |  |  |
| GND 🗖    | 5  | 16 🛛 V <sub>S</sub> |  |  |
| N.C. 🗖   | 6  | 15 🔲 ARI            |  |  |
| N.C. 🗖   | 7  | 14 🔲 QUAL           |  |  |
| N.C. 🗖   | 8  | 13 🗌 RDDA           |  |  |
| OSCOUT 🗖 | 9  | 12 RDCL             |  |  |
| OSCIN 🗖  | 10 | 11 🔲 T57            |  |  |
| D97AU687 |    |                     |  |  |

57

2/7

#### THERMAL DATA

| Symbol                | Description                             | DIP20 | SO20 | Unit |
|-----------------------|---|-------|------|------|
| R <sub>th j-amb</sub> | Thermal Resistance Junction-Ambient Max | 100   | 200  | °C/W |


**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ ,  $V_{S} = 5V$ , unless otherwise specified).

| Symbol   | Parameter   | Test Condition  | Min.   | Тур.  | Max.  | Unit  |
|--|---|---|--|---|---|---|
| Vs   | Supply voltage  |   | 4.5  | 5   | 5.5   | V   |
| Is   | Supply current  |   |  | 7.5   | 11.0  | mA  |
| FILTER   |   |   |  |   |   |   |
| f <sub>C</sub>   | Center frequency  |   | 56.5   | 57  | 57.5  | kHz   |
| BW   | 3dB Bandwidth   |   | 2.5  | 3   | 3.5   | kHz   |
| G  | Gain  | f = 57kHz   | 18   | 20  | 22  | dB  |
| А  | Attenuation   | $\Delta f \pm 4 kHz$  | 18   | 22  |   | dB  |
|  |   | f = 38kHz   | 50   | 60  |   | dB  |
|  |   | f = 67kHz   | 35   | 45  |   | dB  |
| RI   | Input impedance of MPX  |   | 80   | 120   | 150   | KΩ  |
| $R_L$  | Load impedance on FILOUT  |   | 1  |   |   | MΩ  |
| S/N  | Signal to noise ratio   | $V_{IN} = 3mV_{RMS}$  | 30   | 40  |   | dB  |
| V <sub>IN</sub>  | MPX input signal  | f = 19kHz; T3 ≤ 40dB(1)<br>f = 57kHz (RDS+ ARI)   |  |   | 1000<br>50  | mV <sub>RM</sub><br>mV <sub>RM</sub>                            |
| V <sub>REF</sub>   | Reference   |   |  | V <sub>S</sub> /2   |   | V   |
| Input pins   | (EXTRES, FSEL, TM)  |   | all with ir  | nternal pu  | ull down  | resisto   |
|  | (EXTRES, FSEL, TM)  |   |  |   |   |   |
| Input pin (  | ÓSEL)   |   | with   | nternal pu<br>h interna   | l pull up   | resisto   |
| Input pin (<br>I <sub>PD</sub>   | OSEL) Input Current   | $V_{IN} = 5V$ (pull-down input)   | <b>witl</b><br>15  |   | <b>pull up</b><br>30                                | <b>resisto</b><br>μA  |
| Input pin (<br>I <sub>PD</sub><br>I <sub>PU</sub>  | OSEL) Input Current Input Current   | V <sub>IN</sub> = 5V (pull-down input)<br>V <sub>IN</sub> = 0V (pull-up input)  | witl<br>15<br>-25  | h interna   | l pull up   | resisto<br>μΑ<br>μΑ   |
| Input pin (<br>I <sub>PD</sub><br>I <sub>PU</sub><br>V <sub>IH</sub>   | OSEL) Input Current Input Current Input voltage high  |   | <b>witl</b><br>15  | n interna<br>0.8 · V <sub>S</sub>   | 30<br>-10   | μA<br>μA<br>V   |
| Input pin (<br>I <sub>PD</sub><br>I <sub>PU</sub><br>V <sub>IH</sub><br>V <sub>IL</sub>  | OSEL) Input Current Input Current Input voltage high Input voltage low  | VIN = 0V (pull-up input)  | witl<br>15<br>-25  | h interna   | 30<br>-10   | resisto<br>μΑ<br>μΑ   |
| Input pin (i           IPD           IPU           VIH           VIL           Output pin  | OSEL) Input Current Input Current Input voltage high Input voltage low s (RDCL, RDDA, ARI, QUAL, T5   | VIN = 0V (pull-up input)  | with<br>15<br>-25<br>0.7 ⋅ V <sub>S</sub>                      | n interna<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub>                       | 30<br>-10   | resisto<br>μΑ<br>μΑ<br>V<br>V                                   |
| Input pin (н           IPD           VIH           VIL           Output pin           VOH  | OSEL) Input Current Input Current Input voltage high Input voltage low Input voltage high Ouput voltage high  | VIN = 0V (pull-up input)<br><b>77</b><br>I <sub>L</sub> = 0.5mA   | witl<br>15<br>-25  | n internal<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub><br>4.6               | 1 pull up<br>30<br>-10<br>0.3 ⋅ Vs                  | resisto<br>μΑ<br>μΑ<br>V<br>V<br>V                              |
| Input pin (<br>IPD<br>IPU<br>VIH<br>VIL<br>Output pin<br>VOH<br>VOL  | OSEL) Input Current Input Current Input voltage high Input voltage low Is (RDCL, RDDA, ARI, QUAL, T5) Ouput voltage high Output voltage low   | VIN = 0V (pull-up input)  | with<br>15<br>-25<br>0.7 ⋅ V <sub>S</sub>                      | n interna<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub>                       | 30<br>-10   | resisto<br>μΑ<br>μΑ<br>V<br>V                                   |
| Input pin (п           IPD           IPU           VIH           VIL           Output pin           VOH           VOL           OSCILLAT                               | OSEL) Input Current Input Current Input voltage high Input voltage low S (RDCL, RDDA, ARI, QUAL, T5 Ouput voltage high Output voltage low FOR   | VIN = 0V (pull-up input)<br><b>77</b><br>$I_L = 0.5mA$<br>$I_L = 0.5mA$   | with<br>15<br>-25<br>0.7 ⋅ V <sub>S</sub>                      | n internal<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub><br>4.6               | 1 pull up<br>30<br>-10<br>0.3 ⋅ V <sub>S</sub><br>1 | resisto<br>μΑ<br>ν<br>ν<br>ν<br>ν                               |
| Input pin (i           IPD           VIH           VIL           Output pin           VOH           VOH           VOH           VOL           OSCILLAT           VCLL  | OSEL) Input Current Input Current Input voltage high Input voltage low (RDCL, RDDA, ARI, QUAL, T5) Ouput voltage high Output voltage low FOR Input level OSCIN pin  | $V_{IN} = 0V (pull-up input)$ $I_{L} = 0.5mA$ $I_{L} = 0.5mA$ $OSEL = open circuit$   | with           15           -25           0.7 ⋅ Vs           4 | n internal<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub><br>4.6               | 1 pull up<br>30<br>-10<br>0.3 ⋅ Vs                  | resisto<br>μΑ<br>ΨΑ<br>V<br>V<br>V<br>V                         |
| Input pin (i           IPD           IPU           VIH           VIL           Output pin           VOH           VOL           OSCILLAT                               | OSEL) Input Current Input Current Input voltage high Input voltage low S (RDCL, RDDA, ARI, QUAL, TS Ouput voltage high Output voltage low FOR Input level OSCIN pin Input level OSCIN pin                                 | $V_{IN} = 0V (pull-up input)$ $i_{L} = 0.5mA$ $I_{L} = 0.5mA$ $OSEL = open circuit$ $OSEL = open circuit$   | with<br>15<br>-25<br>0.7 ⋅ V <sub>S</sub>                      | n internal<br>0.8 · V <sub>S</sub><br>0.2 · V <sub>S</sub><br>4.6<br>0.4        | 1 pull up<br>30<br>-10<br>0.3 ⋅ V <sub>S</sub><br>1 | resisto<br>μΑ<br>V<br>V<br>V<br>V<br>V<br>V                     |
| Input pin (i           IPD           VIH           VIL           Output pin           VOH           VOH           VOH           VOL           OSCILLAT           VCLL  | OSEL) Input Current Input Current Input voltage high Input voltage low (RDCL, RDDA, ARI, QUAL, T5) Ouput voltage high Output voltage low FOR Input level OSCIN pin  | $V_{IN} = 0V (pull-up input)$ $I_{L} = 0.5mA$ $I_{L} = 0.5mA$ $OSEL = open circuit$   | with           15           -25           0.7 ⋅ Vs           4 | n internal<br>0.8 ⋅ V <sub>S</sub><br>0.2 ⋅ V <sub>S</sub><br>4.6               | 1 pull up<br>30<br>-10<br>0.3 ⋅ V <sub>S</sub><br>1 | resisto<br>μΑ<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν |
| Input pin (i           IPD           IPU           VIH           VIL           Output pin           VOH           VOL           OSCILLAT           VCLL           VCLH | OSEL) Input Current Input Current Input voltage high Input voltage low (RDCL, RDDA, ARI, QUAL, TS) Ouput voltage high Output voltage low FOR Input level OSCIN pin Input level OSCIN pin Amplitude OSCOUT Amplitude OSCIN | $V_{IN} = 0V$ (pull-up input)         input         input | with           15           -25           0.7 ⋅ Vs           4 | n internal<br>0.8 · V <sub>S</sub><br>0.2 · V <sub>S</sub><br>4.6<br>0.4<br>4.5 | 1 pull up<br>30<br>-10<br>0.3 ⋅ V <sub>S</sub><br>1 | resisto<br>μΑ<br>V<br>V<br>V<br>V<br>V<br>V<br>V                |

(1) The 3rd harmonic (57kHz) must be less than -40dB with respect to the input signal plus gain.



#### Figure 1. RDS timing diagram



#### **OUTPUT TIMING**

The RDS (1187.5Hz) output clock on RDCL line is synchronized to the incoming data. According to the internal PLL lock condition data

According to the internal PLL lock condition data change can result on the falling or on the rising clock edge. (see Fig. 1)

Whichever clock edge is used by the decoder (rising or falling edge) the data will remain valid for 416.7  $\mu$ sec after the clock transition.

#### **OSCILLATOR CONTROLS (FSEL, OSEL)**

Three different crystal frequencies can be used. The adaption of the internal clock divider to the external crystal is achieved via the input pin FSEL. See the followings table for reference:


| Crystal   | FSEL (pin configuration)        |
|-----------|---------------------------------|
| 4.332MHz  | connected to GND or open        |
| 8.664MHz  | connected to Vs                 |
| 17.328MHz | external resistor of 100K to Vs |


A special mode is introduced to reduce EMI. With pin OSEL connected to GND the internal oscillator is switched off and an external sinusoidal frequency could be applied on OSCIN. The peak to peak voltage of this signal can be reduced down to 60mV.

In this mode the frequency selection via FSEL is still active.

Suggested values of C1 and C2 are shown in the following table:

| Crystal                           | C1                   | C2        |
|-----------------------------------|----------------------|-----------|
| 4.332MHz<br>8.664MHz<br>17.328MHz | 27pF<br>27pF<br>27pF | 47pF<br>- |





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

> > © 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com



7/7