

SERIAL BUS CONTROLLED AUDIO PROCESSOR

- INPUT MULTIPLEXER:
 - 4 STEREO INPUTS
 ONE DIFFERENTIAL STEREO INPUT FOR REMOTE SOURCES
- SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- INPUT AND OUTPUT FOR EXTERNAL EQUALIZER OR NOISE REDUCTION SYS-TEM
- VOLUME CONTROL IN 1.25dB STEPS
- LOUDNESS FUNCTION
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
- 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
 INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL BUS
- SELECTABLE CHIP ADDRESS DEDICATED PIN



ORDERING NUMBER: TDA7310

DESCRIPTION

The TDA7310 is a volume, tone (base and treble) and fader (front/rear) processor to: high quality audio applications in car radio and the Fi systems.

Loudness and selectable input gain are provided. The control of all fuctions is accomplished by serial bus microprocessor interface.

The AC signal cetting is obtained by resistor networks and switches combined with operational amplifiers.

Thanks to the used BIPOLAR/CMOS Tecnology, Low Distortion, Low Noise and DC stepping are obtained.

PIN CONNECTION (Top view)



November 1999

TEST CIRCUIT



THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins max	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.2	V
T _{amb}	Ambient Temperature	-40 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
V _{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = $1Vrms f = 1KHz$		0.01		%
S/N	Signal to Noise Ratio		106		dB
Sc	Channel Separation f = 1KHz		103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2dB step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 6.25dB step	0		18.75	dB
	Mute Attenuation		100		dB
2/15					57

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, V_S = 9V, R_L = 10K Ω , R_G = 600 Ω , G_V=0dB, f = 1KHz unless otherwise specified) (refer to the test circuit)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	9	10	V
Is	Supply Current		4	8	11	mA
SVR	Ripple Rejection		60	85		dB

INPUT SELECTORS

R _{II}	Input Resistance	Input 1, 2, 3, 4		50		KΩ
		Differential Input		10		KΩ
V _{CL}	Clipping Level		2	2.5		Vrms
CMRR	Common Mode Rejection Differential Input			65		dB
INS	Input Separation (2)		80	100		dB
RL	Output Load resistance		2			KΩ
G _{INmin}	Min. Input Gain		-1	0	1	dB
G _{INmax}	Max. Input Gain			18.75		dB
GSTEP	Step Resolution			6.25		dB
e _{IN}	Input Noise	G = 18.75dB		2		μV
V _{DC}	DC Steps	adjacent gain steps		4		mV
		G = 18.75 to Mute		4		mV

VOLUME CONTROL

R _{IN}	Input Resistance			33		kΩ
CRANGE	Control Range			75		dB
A _{VMIN}	Min. Attenuation		-1	0	1	dB
A _{VMAX}	Max. Attenuation			75		dB
A _{STEP}	Step Resolution			1.25		dB
EA	Attenuation Set Error	$A_V = 0$ to -20dB $A_V = -20$ to -60dB	-1.25 -3	0	1.25 2	dB dB
ΕT	Tracking Error				2	dB
V _{DC}	DC Steps	adjacent attenuation steps From 0dB to Avmax		0.1 0.5		mV mV

SPEAKER ATTENUATORS

Control Range			37.5		dB
Step Resolution			1.25		dB
Attenuation set error				1.5	dB
Output Mute Attenuation		80	100		dB
DC Steps	adjacent att. steps from 0 to mute		0 1		mV mV

BASS CONTROL (1)

	Control Range		<u>+</u> 14	dB
	Step Resolution		2	dB
R _B	Internal Feedback Resistance		50	KΩ
V _{DC}	DC Steps	adjacent control steps	0.1	mV

5

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
REBLE CO	ONTROL (1)					
	Control Range			<u>+</u> 14		dB
	Step Resolution			2		dB
V _{DC}	DC Steps	adjacent control steps		0.1		mV
	TPUTS					
	Clipping Level	d = 0.3%		2.5		Vrms
	Output Load Resistance		2			KΩ
	Output Load Capacitance				10	nF
	Output resistance			75	120	Ω
	DC Voltage Level		4.2	4.5	4.8	V
SENERAL						
e _{NO}	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV μV
S/N	Signal to Noise Ratio	all gains = 0dB; V _O = 1Vrms		106		dB
d	Distortion	V _{IN} = 1Vrms		0.01		%
Sc	Channel Separation left/right		80	103		dB
	Total Tracking error	A _V = 0 to -20dB -20 to -60 dB		0	1	dB dB

BUS INPUTS

VIL	Input Low Voltage			1	V
VIH	Input High Voltage		3		V
Vo	Output Voltage SDA Acknowledge	I _O = 1.6mA		0.4	V

LOUDNESS SWITCH

VIL	Input Low Voltage				1	V
VIH	Input High Voltage		3			V
l _{iN}	Input Current		-5		+5	μA
	DC Step	$ON \leftarrow \to OFF \text{ position}$		0.1		mV

Loudness ON = pin 38 Closed to GND Loudness OFF = pin38 Open;

ADDRESS PIN (Internal 50KΩ pull down resistor)

VIL	Input Low Voltage			1	V
VIH	Input High Voltage	,	Vcc -1V		V
l _{iN}	Input Current				μA

Notes:

(1) Bass and Treble response see attached diagram (fig.17). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network

(2) The selected input is grounded thru the $2.2\mu\text{F}$ capacitor.



Component	Recc. Value	Purpose	Smaller than Recc. Value	Larger than
C1 to C4, C8 to C11	2.2μF	THD optimization at low frequencies	Worse THD at very low frequencies	
C5, C7 C6	4.7μF 10μF	CMRR optimization differential input	Worse CMRR for ratio not	equal to $1/_2$
C12	22µF	C _{REF} • SVR optimization < -66 dB	Better SVR at low frequencies	Worse SVR at low frequencies
C13, C14	2.2µF	Decoupling Input-Output if external equalizer is not used		
C15, C16	100nF	Loudness characteristic		
C17, C18 R1 C!9, C20 R2	100nF 5.6kΩ 100nF 5.6kΩ	Bass Filter (standard T - type) cut freq. = 100Hz		
C21 C22	2.7nF	Treble Filter	Higher cut frequency	Lower cut frequency

APPLICATION SUGGESTION (see to Test circuit)

Figure 1: Loudness versus Volume Attenuation



Figure 2: Loudness versus Frequency $(C_{LOUD} = 100nF)$



57



Figure 3: Loudness versus External Capacitors





UIN-1U

UIN-316mU

-60 AV(dB)

S/N-76dB

-48

Figure 6: Distortion vs. Load Resistance



57

 $C_{in} = 2.2 \mu F$

10mV

1mV

100

10

1

+20

S/N-106dB

Ø

T

-28



Figure 7 : Channel Separation $(L \rightarrow R)$ vs. Frequency





 (dB)

 100

 90

 90

 VIN-1URMS

 AU-0dB

 ALL CONTROLS FLAT

18³

10⁴ f(Hz)

Figure 8 : Input Separation (L1 \rightarrow L2, L3, L4) vs.

Frequency

70

10



10²



<u>. 5</u>A

Figure 11: Quiescent Current vs. Supply Voltage







Figure 13: Bass Resistance vs. Temperature



Figure 14: Typical Tone Response (with the ext. components indicated in the test circuit)



APPLICATION INFORMATION (continued)

SERIAL BUS INTERFACE

S-BUS Interface and I²CBUS Compability

Data transmission from microprocessor to the TDA7310 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA and SEN inputs are short-circuited together, then the TDA7310 appears as a standard I^2 CBUS slave.

According to I²CBUS specification the S-BUS lines are connected to a positive supply voltage via pull-up resistors.

Data Validity

As shown in fig. 15, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

I²CBUS:

as shown in fig. 16 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

S-bus:

the start/stop conditions (points 1 and 6) are detected exclusively by a transition of the SEN line $(1 \rightarrow 0 / 0 \rightarrow 1)$ wile the SCL line is at the HIGH level.

The SDA line is only allowed to change during the time the SCL line is low (points 2, 3, 4, 5). after the start information (point 1) the SEN line returns to the HIGH level and remains uncharged for all the time the transmission is performed.

Byte Fornat

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (μP) puts a resistive HIGH level on

Figure 17: Acknowledge on the I²CBUS

Figure 15: Data Validity on the I²CBUS



Figure 16: Timing Diagram of S-BUS and I²CBUS



the SDA line during the acknowledge clock pulse (see fig. 17). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock.



APPLICATION INFORMATION (continued)

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μ P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking and decreases the noise immunity.

Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7310 address (the 8th bit of the byte must be 0). The TDA7310 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



Data Transferred (N-bytes + Acknowledge)

ACK = Acknowledge S = Start P = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Chip address

1	0	0	0	1	0	А	0
MSB							LSB

A = LOGIC LE	VEL ON	PIN ADDR
--------------	--------	-----------------

DATA BYTES

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume control
1	1	0	B1	B0	A2	A1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 6.25dB steps

STATUS AFTER POWER ON RESET

Volume	-77.5dB
speaker	-37.5dB
audio Switch	Stereo 5
bass	+2dB
treble	+2dB
gain	0dB

r

SOFTWARE SPECIFICATION (continued)

DATA BYTES (detailed description)

Volume

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume 1.25dB steps
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
0	0	B2	B1	B0	A2	A1	A0	Volume 10dB steps
		0	0	0				0
		0	0	1				-10
		0	1	0				-20
		0	1	1				-30
		1	0	0				-40
		1	0	1				-50
		1	1	0				-60
		1	1	1				-70

For example a volume of -45dB is given by:

00100100

Speaker Attenuators

MSB							LSB	FUNCTION
1 1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
			0 0 1 1	0 1 0 1				0 -10 -20 -30
			1	1	1	1	1	Mute

For example attenuation of 25dB on speaker RF is given by: 1 0 1 1 0 1 0 0

Audio Switch

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
					0	0	0	Stereo 1
					0	0	1	Stereo 2
					0	1	0	Stereo 3
					0	1	1	Stereo 4
					1	0	0	Stereo 5
					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
			0	0				+18.75dB
			0	1				+12.5dB
			1	0				+6.25dB
			1	1				0dB

For example to select the stereo 2 input with a gain of +12.5dB the 8bit string is:

01001001

Bass and Treble

0 0	1 1	1 1	0 1	C3 C3	C2 C2	C1 C1	C0 C0	Bass Treble
				0	0	0	0	-14
				0	0	0	1	-12
				0	0	1	0	-10
				0	0	1	1	-8
				0	1	0	0	-6
				0	1	0	1	-4
				0	1	1	0	-2
				0	1	1	1	0
				1	1	1	1	0
				1	1	1	0	2
				1	1	0	1	4
				1	1	0	0	6
				1	0	1	1	8
				1	0	1	0	10
				1	0	0	1	12
				1	0	0	0	14

C3 = Sign

For example Bass at -10dB is obtained by the following 8 bit string: $0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0$

Purchase of I²C Components from STMicroelectronics, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips. ----



ым		mm		inch			
2	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			2.45			0.096	
A1	0.25			0.010			
A2	1.95	2.00	2.10	0.077	0.079	0.083	
В	0.30		0.45	0.012		0.018	
с	0.13		0.23	0.005		0.009	
D	12.95	13.20	13.45	0.51	0.52	0.53	
D1	9.90	10.00	10.10	0.390	0.394	0.398	
D3		8.00			0.315		
е		0.80			0.031		
E	12.95	13.20	13.45	0.510	0.520	0.530	
E1	9.90	10.00	10.10	0.390	0.394	0.398	
E3		8.00			0.315		
L	0.65	0.80	0.95	0.026	0.031	0.037	
L1		1.60			0.063		
к		()°(min.),	7°(max.)		







57

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

