## 40V 4A QUAD POWER HALF BRIDGE

## 1 FEATURES

- MINIMUM INPUT OUTPUT PULSE WIDTH DISTORTION
- $200 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{ds}} \mathrm{ON}$ COMPLEMENTARY DMOS OUTPUT STAGE
- CMOS COMPATIBLE LOGIC INPUTS
- THERMAL PROTECTION
- THERMAL WARNING OUTPUT
- UNDER VOLTAGE PROTECTION
- SHORT CIRCUIT PROTECTION


## 2 DESCRIPTION

STA506 is a monolithic quad half bridge stage in Multipower BCD Technology.
The device can be used as dual bridge or reconfigured, by connecting CONFIG pin to Vdd pin, as single bridge with double current capability, and as half bridge (Binary mode) with half current capability.

Figure 1. Package


Table 1. Order Codes

| Part Number | Package |
| :---: | :---: |
| STA506 | PowerSO36 |
| STA50613TR | Tape \& Reel |

The device is particularly designed to make the output stage of a stereo All-Digital High Efficiency (DDX ${ }^{\text {TM }}$ ) amplifier capable to deliver $60+60 \mathrm{~W} @$ THD $=10 \%$ at $\mathrm{V}_{\text {cc }} 32 \mathrm{~V}$ output power on $8 \Omega$ load and $80 \mathrm{~W} @ \mathrm{THD}=10 \%$ at $\mathrm{V}_{\mathrm{CC}} 36 \mathrm{~V}$ on $8 \Omega$ load in single BTL configuration. In single BTL configuration is also capable to deliver a peak of 120 W @THD $=10 \%$ at $\mathrm{V}_{\mathrm{CC}}=32 \mathrm{~V}$ on $4 \Omega$ load. The input pins have threshold proportional to $\mathrm{V}_{\mathrm{L}}$ pin voltage.

Figure 2. Application Circuit (Dual BTL)


Table 2. Pin Function

| Pin n . | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | GND-SUB | Substrate Ground |
| 2 ; 3 | OUT2B | Output Half Bridge 2B |
| 4 | $V_{C C} 2 \mathrm{~B}$ | Positive Supply |
| 5 | GND2B | Negative Supply |
| 6 | GND2A | Negative Supply |
| 7 | $\mathrm{V}_{\text {cc }} 2 \mathrm{~A}$ | Positive Supply |
| 8;9 | OUT2A | Output Half Bridge 2A |
| 10; 11 | OUT1B | Output Half Bridge 1B |
| 12 | $\mathrm{V}_{\mathrm{Cc}} 1 \mathrm{~B}$ | Positive Supply |
| 13 | GND1B | Negative Supply |
| 14 | GND1A | Negative Supply |
| 15 | $\mathrm{V}_{\mathrm{Cc}} 1 \mathrm{~A}$ | Positive Supply |
| 16; 17 | OUT1A | Output Half Bridge 1A |
| 18 | NC | Not Connected |
| 19 | GND-clean | Logical Ground |
| 20 | GND-Reg | Ground for Regulator $\mathrm{V}_{\mathrm{dd}}$ |
| 21; 22 | $V_{\text {dd }}$ | 5V Regulator Referred to Ground |
| 23 | VL | Logic Reference Voltage |
| 24 | CONFIG | Configuration pin |
| 25 | PWRDN | Stand-by pin |
| 26 | TRI-STATE | High-Z pin |
| 27 | FAULT | Fault pin advisor |
| 28 | TH-WAR | Thermal warning advisor |
| 29 | IN1A | Input of Half Bridge 1A |
| 30 | IN1B | Input of Half Bridge 1B |
| 31 | IN2A | Input of Half Bridge 2A |
| 32 | IN2B | Input of Half Bridge 2B |
| 33; 34 | $\mathrm{V}_{\text {SS }}$ | 5 V Regulator Referred to $+\mathrm{V}_{\mathrm{CC}}$ |
| 35; 36 | $V_{C C}$ Sign | Signal Positive Supply |

Table 3. Functional Pin Status

| Pin name | Pin n . | Logical value | IC -STATUS |
| :---: | :---: | :---: | :---: |
| FAULT | 27 | 0 | Fault detected (Short circuit, or Thermal ..) |
| FAULT ${ }^{(*)}$ | 27 | 1 | Normal Operation |
| TRI-STATE | 26 | 0 | All powers in Hi-Z state |
| TRI-STATE | 26 | 1 | Normal operation |
| PWRDN | 25 | 0 | Low absorpion |
| PWRDN | 25 | 1 | Normal operation |
| THWAR | 28 | 0 | Temperature of the $\mathrm{IC}=130^{\circ} \mathrm{C}$ |
| THWAR ${ }^{*}$ ) | 28 | 1 | Normal operation |
| CONFIG | 24 | 0 | Normal Operation |
| CONFIG ${ }^{(* *)}$ | 24 | 1 | $\begin{aligned} & \text { OUT1A = OUT1B ; OUT2A=OUT2B } \\ & \text { (IF IN1A = IN1B; IN2A = IN2B) } \end{aligned}$ |

${ }_{(*)}^{*}$ : The pin is open collector. To have the high logic value, it needs to be pulled up by a resistor.
$\left(^{* *}\right): \quad$ To put CONFIG $=1$ means connect Pin 24 (CONFIG) to Pins 21, 22 (Vdd) to implement single BTL (mono mode) operation for high current.

Figure 3. Pin Connection


Table 4. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Pin 4,7,12,15) | 40 | V |
| $\mathrm{~V}_{\text {max }}$ | Maximum Voltage on pins 23 to 32 (logic reference) | 5.5 | V |
| $\mathrm{P}_{\text {tot }}$ | Power Dissipation $\left(\mathrm{T}_{\text {case }}=70^{\circ} \mathrm{C}\right.$ ) | 50 | W |
| $\mathrm{~T}_{\mathrm{op}}$ | Operating Temperature Range | -40 to 90 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 5. (*) Recommended Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 10 |  | 36.0 | V |
| $\mathrm{~V}_{\mathrm{L}}$ | Input Logic Reference | 2.7 | 3.3 | 5.0 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient Temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

(*) performances not guaranteed beyond recommended operating conditions $^{*}$

## Table 6. Thermal Data

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j} \text {-case }}$ | Thermal Resistance Junction to Case (thermal pad) |  |  | 1.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{jSD}}$ | Thermal shut-down junction temperature |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {warn }}$ | Thermal warning temperature |  | 130 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{hSD}}$ | Thermal shut-down hysteresis |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

Table 7. Electrical Characteristcs: refer to circuit in Fig. $1\left(\mathrm{~V}_{\mathrm{L}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=32 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega\right.$; $\mathrm{fsw}=384 \mathrm{KHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{dsON}}$ | Power Pchannel/Nchannel MOSFET RdsON | $\mathrm{Id}=1 \mathrm{~A}$ |  | 200 | 270 | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\mathrm{dss}}$ | Power Pchannel/Nchannel leakage Idss | $\mathrm{V}_{\mathrm{CC}}=35 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| gN | Power Pchannel RdsON Matching | $\mathrm{Id}=1 \mathrm{~A}$ | 95 |  |  | \% |
| gp | Power Nchannel RdsON Matching | $\mathrm{ld}=1 \mathrm{~A}$ | 95 |  |  | \% |
| Dt_s | Low current Dead Time (static) | see test circuit no.1; see fig. 3 |  | 10 | 20 | ns |
| Dt_d | High current Dead Time (dinamic) | $\begin{aligned} & \mathrm{L}=22 \mu \mathrm{H} ; \mathrm{C}=470 \mathrm{nF} ; \mathrm{R}_{\mathrm{L}}=8 \Omega \\ & \mathrm{Id}=3.5 \mathrm{~A} ; \text { see fig. } 5 \end{aligned}$ |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{d}} \mathrm{ON}$ | Turn-on delay time | Resistive load |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{d}}$ OFF | Turn-off delay time | Resistive load |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | Resistive load; as fig. 3 |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time | Resistive load; as fig. 3 |  |  | 25 | ns |
| Vcc | Supply voltage operating voltage |  | 10 |  | 36 | V |
| VIN-H | High level input voltage |  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{L}} / 2 \\ +300 \mathrm{mV} \end{gathered}$ | V |


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN-L | Low level input voltage |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{L}} / 2- \\ 300 \mathrm{mV} \end{gathered}$ |  |  | V |
| $\mathrm{l} \mathrm{IN}-\mathrm{H}$ | High level Input current | Pin Voltage $=\mathrm{V}_{\mathrm{L}}$ |  | 1 |  | $\mu \mathrm{A}$ |
| IIN-L | Low level input current | Pin Voltage $=0.3 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| IPWRDN-H | High level PWRDN pin input current | $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ |  | 35 |  | $\mu \mathrm{A}$ |
| VLow | Low logical state voltage VLow (pin PWRDN, TRISTATE) (note 1) | $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ | 0.8 |  |  | V |
| $\mathrm{V}_{\text {HIGH }}$ | High logical state voltage VHigh (pin PWRDN, TRISTATE) (note 1) | $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ |  |  | 1.7 | V |
| IVCCPWRDN | Supply CURRENT from Vcc in Power Down | PWRDN = 0 |  |  | 3 | mA |
| $\mathrm{I}_{\text {faULT }}$ | Output Current pins FAULT -TH-WARN when FAULT CONDITIONS | V pin $=3.3 \mathrm{~V}$ |  | 1 |  | mA |
| IVcc-hiz | Supply Current from Vcc in Tristate | $\mathrm{V}_{\text {cc }}=30 \mathrm{~V}$; Tri-state $=0$ |  | 22 |  | mA |
| Ivce | Supply Current from Vcc in operation both channel switching) | $\begin{aligned} & \text { VCC =30V; } \\ & \text { Input Pulse width }=50 \% \text { Duty; } \\ & \text { Switching Frequency }=384 \mathrm{KHz} ; \\ & \text { No LC filters; } \end{aligned}$ |  | 50 |  | mA |
| IVCC-q | Isc (short circuit current limit) (note 2) |  | 4 | 6 | 8 | A |
| Vuv | Undervoltage protection threshold |  |  | 7 |  | V |
| $\mathrm{t}_{\mathrm{pw} \text {-min }}$ | Output minimum pulse width | No Load | 70 |  | 150 | ns |

Notes: 1. The following table explains the $\mathrm{V}_{\text {LOW }}, \mathrm{V}_{\text {HIGH }}$ variation with $\mathrm{V}_{\mathrm{L}}$
Table 8.

| $\mathbf{V}_{\mathbf{L}}$ | V LOW min | $\mathbf{V}_{\text {HIGH max }}$ | Unit |
| :---: | :---: | :---: | :---: |
| 2.7 | 0.7 | 1.5 | V |
| 3.3 | 0.8 | 1.7 | V |
| 5 | 0.85 | 1.85 | V |

Note 2: See relevant Application Note AN1994
Table 9. Logic Truth Table (see fig. 4)

| TRI-STATE | INxA | INxB | Q1 | Q2 | Q3 | Q4 | OUTPUT <br> MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | x | x | OFF | OFF | OFF | OFF | Hi-Z |
| 1 | 0 | 0 | OFF | OFF | ON | ON | DUMP |
| 1 | 0 | 1 | OFF | ON | ON | OFF | NEGATIVE |
| 1 | 1 | 0 | ON | OFF | OFF | ON | POSITIVE |
| 1 | 1 | 1 | ON | ON | OFF | OFF | Not used |

Figure 4. Test Circuit.


Figure 5.


Figure 6.


## 3 TECHNICAL INFO:

The STA506 is a dual channel H-Bridge that is able to deliver more than 60W per channel (@ THD=10\%) of audio output power in high efficiency.
The STA506 converts both DDX and binary-controlled PWM signals into audio power at the load. It includes a logic interface , integrated bridge drivers, high efficiency MOSFET outputs and thermal and short circuit protection circuitry.
In DDX mode, two logic level signals per channel are used to control high-speed MOSFET switches to connect the speaker load to the input supply or to ground in a Bridge configuration, according to the damped ternary Modulation operation.
In Binary Mode operation, both Full Bridge and Half Bridge Modes are supported. The STA506 includes overcurrent and thermal protection as well as an under-voltage
Lockout with automatic recovery. A thermal warning status is also provided.
Figure 7. STA506 Block Diagram Full-Bridge DDX ${ }^{\circledR}$ or Binary Modes


Figure 8. STA506 Block Diagram Binary Half-Bridge Mode


### 3.1 Logic Interface and Decode:

The STA506 power outputs are controlled using one or two logic level timing signals. In order to provide a proper logic interface, the Vbias input must operate at the dame voltage as the DDX control logic supply.

### 3.2 Protection Circuitry:

The STA506 includes protection circuitry for over-current and thermal overload conditions. A thermal warning pin (pin.28) is activated low (open drain MOSFET) when the IC temperature exceeds 130C, in advance of the thermal shutdown protection. When a fault condition is detected, an internal fault signal acts to immediately disable the output power MOSFETs, placing both H-Bridges in high impedance state. At the same time an opendrain MOSFET connected to the fault pin (pin.27) is switched on.
There are two possible modes subsequent to activating a fault:

- 1) SHUTDOWN mode: with FAULT (pull-up resistor) and TRI-STATE pins independent, an activated fault will disable the device, signaling low at the FAULT output.
The device may subsequently be reset to normal operation by toggling the TRI-STATE pin from High to Low to High using an external logic signal.
- 2) AUTOMATIC recovery mode: This is shown in the Application Circuit of fig. 1.

The FAULT and TRI-STATE pins are shorted together and connected to a time constant circuit comprising R59 and C58.
An activated FAULT will force a reset on the TRI-STATE pin causing normal operation to resume following a delay determined by the time constant of the circuit.
If the fault condition is still present, the circuit operation will continue repeating until the fault condition is removed.
An increase in the time constant of the circuit will produce a longer recovery interval. Care must be taken in the overall system design as not to exceed the protection thesholds under normal operation.

### 3.3 Power Outputs:

The STA506 power and output pins are duplicated to provide a low impedance path for the device's bridged outputs.
All duplicate power, ground and output pins must be connected for proper operation.
The PWRDN or TRI-STATE pins should be used to set all MOSFETS to the $\mathrm{Hi}-\mathrm{Z}$ state during power-up until the logic power supply, $\mathrm{V}_{\mathrm{L}}$, is settled.

### 3.4 Parallel Output / High Current Operation:

When using DDX Mode output , the STA506 outputs can be connected in parallel in order to increase the output current capability to a load.
In this configuration the STA506 can provide 80W into 8 ohm or up to 120W into 4ohm.
This mode of operation is enabled with the CONFIG pin (pin.24) connected to VREG1 and the inputs combined INLA=INLB, INRA=INRB and the outputs combined OUTLA=OTLB, OUTRA=OUTRB.

### 3.5 Additional Informations:

Output Filter: A passive 2nd-order passive filter is used on the STA506 power outputs to reconstruct an analog Audio Signal .
System performance can be significantly affected by the output filter design and choice of passive components. A filter design for 6ohm/8ohm loads is shown in the Typical Application circuit of fig.1. Figure 9 shows a filter design suitable for 4ohm loads.
Figure 10 shows a filter for $1 / 2$ bridge mode , 4 ohm loads.

Power Dissipation \& Heat Sink requirements: The power dissipated within the device will depend primarily on the supply voltage, load impedance and output modulation level.
The PowerSO36 package of the STA506 includes an exposed thermal slug on the top of the device to provide a direct thermal path from the IC to the heatsink.
Careful consideration must be given to the overall thermal design. See figure 8 for power derating versus Slug temperature using different heatsinks and considering the Rth-jc $=1.5^{\circ} \mathrm{C} / \mathrm{W}$.

Figure 9. STA506 Power Derating Curve

Pdiss(W) |  |
| :---: | :---: |

Figure 10. Typical Single BTL Configurationto Obtain $120 \mathrm{~W} @$ THD $10 \%, R_{L}=4 \Omega, V_{C C}=32 \mathrm{~V}$ (note 1))


Note: 1. "A PWM modulator as driver is needed . In particular, this result is performed using the STA30X+STA50X demo board". Peak Power for $\mathrm{t} \leq 1 \mathrm{sec}$

Figure 11. Typical Quad Half Bridge Configuration


For more information refer to the application notes AN1456 and AN1661

Figure 12. THD+N vs Frequency


Figure 13. Output Power vs Vsupply


Figure 15. THD+N vs Output Power


Figure 16. THD+N vs Output PowerRevision


Figure 14. THD+N vs Output Power


Figure 17. PowerSO36 (Slug Up) Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 3.25 |  | 3.43 | 0.128 |  | 0.135 |
| A2 | 3.1 |  | 3.2 | 0.122 |  | 0.126 |
| A4 | 0.8 |  | 1 | 0.031 |  | 0.039 |
| A5 |  | 0.2 |  |  | 0.008 |  |
| a1 | 0.030 |  | -0.040 | 0.0011 |  | -0.0015 |
| b | 0.22 |  | 0.38 | 0.008 |  | 0.015 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| D | 15.8 |  | 16 | 0.622 |  | 0.630 |
| D1 | 9.4 |  | 9.8 | 0.37 |  | 0.38 |
| D2 |  | 1 |  |  | 0.039 |  |
| E | 13.9 |  | 14.5 | 0.547 |  | 0.57 |
| E1 | 10.9 |  | 11.1 | 0.429 |  | 0.437 |
| E2 |  |  | 2.9 |  |  | 0.114 |
| E3 | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| E4 | 2.9 |  | 3.2 | 0.114 |  | 1.259 |
| e |  | 0.65 |  |  | 0.026 |  |
| e3 |  | 11.05 |  |  | 0.435 |  |
| G | 0 |  | 0.075 | 0 |  | 0.003 |
| H | 15.5 |  | 15.9 | 0.61 |  | 0.625 |
| h |  |  | 1.1 |  |  | 0.043 |
| L | 0.8 |  | 1.1 | 0.031 |  | 0.043 |
| N |  |  | $10^{\circ}$ |  |  | $10^{\circ}$ |
| S |  |  | $8^{\circ}$ |  |  | $8^{\circ}$ |

(1) "D and E1" do not include mold flash or protusions. Mold flash or protusions shall not exceed $0.15 \mathrm{~mm}(0.006$ ") (2) No intrusion allowed inwards the leads.



PowerSO36 (SLUG UP)


Table 10. Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| December 2003 | 1 | First Issue |
| April 2004 | 2 | Inserted Technical Info and Graphics |
| April 2004 | 3 | Small changes in pag 4 and 5 |
| June 2004 | 4 | Note 2: See relevant Application Note AN1994 |
| November 2004 | 5 | Changed Vcc from 9 min to 10 min |
| February 2006 | 6 | Changed Top value on Table 4. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.
All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

$$
\text { © } 2006 \text { STMicroelectronics - All rights reserved }
$$

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

