## Data Sheet



## Description

The ADNS-2051 is a low cost optical sensor used to implement a non-mechanical tracking engine for computer mice.

It is based on optical navigation technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The sensor is housed in a 16-pin staggered dual inline package (DIP) that is designed for use with the HDNS2100 Lens and HDNS-2200 Clip and HLMP-ED80-XX000 ( 639 nm LED illuminator source). There are no moving parts, and precision optical alignment is not required, facilitating high volume assembly.

The output format is two channel quadrature ( X and Y direction) which emulates encoder photo-transistors. The current $X$ and $Y$ information are also available in registers accessed via a serial port.

Default resolution is specified as 400 counts per inch (cpi), with rates of motion up to 14 inches per second (ips).

Resolution can also be programmed to 800 cpi .
The part is programmed via a two wire serial port, through registers.

## Theory of Operation

The ADNS-2051 is based on Optical Navigation Technology. It contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), a two-channel quadrature output, and a two wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system provided by the HDNS-2100, 2200, and HLMP-ED80-XX000 LED. These images are processed by the DSP to determine the direction and distance of motion. The DSP generates the $\Delta x$ and $\Delta y$ relative displacement values that are converted into two channel quadrature signals.

## Features

- Precise optical navigation technology
- No mechanical moving parts
- Complete 2D motion sensor
- Serial interface and/or quadrature interface
- Smooth surface navigation
- Programmable frame speed up to 2300 frames per sec (fps)
- Accurate motion up to 14 ips
- 800 cpi resolution
- High reliability
- High speed motion detector
- No precision optical alignment
- Wave solderable
- Single 5.0 volt power supply
- Shutdown pin for USB suspend mode operation
- Power conservation mode during times of no movement
- On chip LED drive with regulated current
- Serial port registers
- Programming
- Data transfer
- 16-pin staggered dual inline package (DIP)


## Applications

- Mice for desktop PCs, workstations, and portable PCs
- Trackballs
- Integrated input devices

Outline Drawing of ADNS-2051 Optical Mouse Sensor

Pinout

| Pin | Pin | Description |
| :--- | :--- | :--- |
| 1 | SCLK | Serial port clock (input) |
| 2 | XA | XA quadrature output |
| 3 | XB | XB quadrature output |
| 4 | YB | YB quadrature output |
| 5 | YA | YA quadrature output |
| 6 | XY_LED | LED control |
| 7 | REFA | Internal reference |
| 8 | REFB | Internal reference |
| 9 | OSC_IN | Oscillator input |
| 10 | GND | System ground |
| 11 | OSC_OUT | Oscillator output |
| 12 | GND | System ground |
| 13 | VDD | 5.0 volt power supply |
| 14 | R_BIN | LED current bin resistor |
| 15 | PD | Power down pin, active high |
| 16 | SDIO | Serial data (input and output) |



Figure 1. Top view

SECTION A-A
Notes:

1. Limensians in mullmeters / inches.
z Dimensional toler mie: $\pm 0.1 \mathrm{~mm}$.
2. [oplanarity $\square^{\prime}$ leads: 0.1 mm .
3. Lead pitch tolerumee $\pm 0.15 \mathrm{Tm}$.
4. Nori-rumitulutive pitrr tolercmice: $\pm 0.15 \mathrm{mim}$.
6 Angular tulerance: $\pm 3.0^{\circ}$.
5. Maximun -lash + 0.2 mm.
6. [hamfer $125^{\circ} \times 2$ ) an the taper sutbe of the leat.
9 () Bracket ditensians are for referenロes only and
should mot be used to mechanically reference the
semsur.

Figure 2. Package outline drawing

## Overview of Optical Mouse Sensor Assembly

2D Assembly Drawing of ADNS-2051
Figures 3 and 4, shown with HDNS-2100, HDNS-2200, and HLMP-ED80-XX000.

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.

The components interlock as they are mounted onto defined features on the base plate.

The ADNS-2051 sensor is designed for mounting on a through hole PCB, looking down. There is an aperture stop and features on the package that align to the lens (see Figure 3).

The HDNS-2100 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED. The lens also has a large round flange to provide a long creepage path for any ESD events that occur at the opening of the base plate (see Figure 4).

The HDNS-2200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB. The clip interlocks the sensor to the lens, and through the lens to the alignment features on the base plate.

The HLMP-ED80-XX000 LED is recommended for illumination. If used with the bin table, sufficient illumination can be guaranteed.


DIMENSIONS IN MILLIMETERS (INCHES)
Figure 3. Recommended PCB mechanical cutouts and spacing (top view)


DIMENSIONS IN MILLIMETERS (INCHES).
Figure 4.2D assembly drawing of ADNS-2051 (top and side view)


Figure 5. Exploded view drawing

## PCB Assembly Considerations

1. Insert the sensor and all other electrical components into PCB.
2. Bend the LED leads $90^{\circ}$ and then insert the LED into the assembly clip until the snap feature locks the LED base.
3. Insert the LED/clip assembly into PCB.
4. Wave Solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact. The solder fixture is also used to set the reference height of the sensor to the PCB top during wave soldering (Note: DO NOT remove the kapton tape during wave soldering).
5. Place the lens onto the base plate.
6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. It is recommended not to place the PCB facing up during the entire mouse assembly process. The PCB should be held vertically during the kapton removal process.
7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.
8. The optical position reference for the $P C B$ is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
9. Install mouse top case. There MUST be a feature in the top case to press down onto the clip to ensure all components are interlocked to the correct vertical height.


Figure 6. Block diagram of ADNS-2051 optical mouse sensor

## Design Considerations for Improving ESD Performance

The flange on the lens has been designed to increase the creepage and clearance distance for electrostatic discharge. The table on the right shows typical values assuming base plate construction per the Avago

| Typical Distance | Millimeters |
| :--- | :--- |
| Creepage | 16.0 |
| Clearance | 2.1 | supplied IGES file and HDNS-2100 lens flange.

For improved ESD performance, the lens flange can be sealed (i.e. glued) to the base plate. Note that the lens material is polycarbonate and therefore, cyanoacrylatebased adhesives or other adhesives that may damage the lens should NOT be used.

The trimmed lens, HDNS-2100\#001, is not recommended for corded applications due to the ESD spec requirement.


Figure 7. PCB assembly

## Recommended Typical Application Using SDIO Pins



Figure 8. Application using SDIO pins

## Notes on Bypass Capacitors:

- Caps for pins 7, 8 and 12, 13 MUST have trace lengths LESS than 5 mm .
- The $0.1 \mu \mathrm{~F}$ caps must be ceramic.
- Caps should have less than 5 nH of self inductance
- Caps should have less than $0.2 \Omega$ ESR

Surface mount parts are recommended.
SDIO and SCLK pins should be grounded if not used.

## Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with unshielded cable and following Avago recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with unshielded cable and following Avago recommendations.
- UL flammability level UL94 V-0.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15 kV when assembled into a mouse according to usage instructions above.
- For eye safety consideration, please refer to the technical report available on the web site, http://www.Avago.com
- The $15.0 \mathrm{k} \Omega$ resistor is determined by the absolute maximum rating of 50 mA for the HLMP-ED80XX000. The other resistor values for brighter bins will guarantee good signals with reduced power.


## Alternative Application using Quadrature Output Pins



Figure 9. Application using quadrature output pins

Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -15 | 55 | ${ }^{\circ} \mathrm{C}$ |  |
| Lead Solder Temperature |  |  | 260 | ${ }^{\circ} \mathrm{C}$ | For 10 seconds, 1.6 mm below seating <br> plane. |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 | 5.5 | V |  |
| ESD |  |  | 2 | kV | All pins, human body model MIL 883 |
| Method 3015 |  |  |  |  |  |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | 0 |  | 40 | ${ }^{\circ} \mathrm{C}$ |  |
| Power Supply Voltage | $V_{D D}$ | 4.25 | 5.0 | 5.5 | volts | Register values retained for voltage transients below <br> 4.25 V but greater than 4 V . |
| Power Supply Rise Time | $\mathrm{V}_{\mathrm{RT}}$ |  |  | 100 | ms |  |
| Supply Noise | $\mathrm{V}_{\mathrm{N}}$ |  |  | 100 | mV | Peak to peak within $0-100 \mathrm{MHz}$. |
| Clock Frequency | $\mathrm{f}_{\text {CLK }}$ | 17.4 | 18.0 | 18.7 | MHz | Set by ceramic resonator. |
| Serial Port Clock Frequency | SCLK |  |  | fCLK/4 | MHz |  |
| Resonator Impendance | X ${ }_{\text {RES }}$ |  |  | 55 | $\Omega$ |  |
| Distance from Lens Reference Plane to Surface | Z | 2.3 | 2.4 | 2.5 | mm | Results in $\pm 0.2 \mathrm{~mm}$ DOF. (See Figure 10.) |
| Speed | S | 0 |  | 14 | in/sec | @ frame rate = 1500/second. |
| Acceleration | A |  |  | 0.15 | g | @ frame rate $=1500 /$ second. |
| Light Level onto IC | IRR $_{\text {INC }}$ | $\begin{aligned} & 80 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 25,000 \\ & 30,000 \end{aligned}$ | $\mathrm{mW} / \mathrm{m}^{2}$ | $\begin{aligned} & \lambda=639 \mathrm{~nm} \\ & \lambda=875 \mathrm{~nm} \end{aligned}$ |
| SDIO Read Hold Time | thold | 100 |  |  | $\mu \mathrm{s}$ | Hold time for valid data. (Refer to Figure 28.) |
| SDIO Serial Write-Write Time | tsww | 100 |  |  | $\mu \mathrm{S}$ | Time between two write commands. (Refer to Figure 31.) |
| SDIO Serial Write-Read Time | $\mathrm{t}_{\text {SWR }}$ | 100 |  |  | $\mu \mathrm{s}$ | Time between write and read operation. (Refer to Figure 32.) |
| SDIO Serial Read-Write Time | $\mathrm{t}_{\text {SRW }}$ | 120 |  |  | ns | Time between read and write operation. (Refer to Figure 33.) |
| SDIO Serial Read-Read Time | tsRR | 120 |  |  | ns | Time between two read commands. (Refer to Figure 33.) |
| Data Delay after PD $\downarrow$ | tCOMPUTE | 3.2 |  |  | ms | After $\mathrm{t}_{\text {COMPUTE, }}$ all registers contain data from first image after PD $\downarrow$. Note that an additional 75 frames for AGC (shutter) stabilization may be required if mouse movement occurred while PD was high. (Refer to Figure 12.) |
| SDIO Write Setup Time | $\mathrm{t}_{\text {SETUP }}$ | 60 |  |  | ns | Data valid time before the rising of SCLK. (Refer to Figure 26.) |
| PD Pulse Width (to power down the chip) | $t_{\text {tpDW }}$ | 700 |  |  | $\mu \mathrm{s}$ | Pulse width to initiate the power down cycle @ 1500 fps. (Refer to Figure 12 and Figure 14.) |
| PD Pulse Width (to reset the serial port) | $t_{\text {PDR }}$ | 100 |  |  | $\mu \mathrm{s}$ | Pulse width to reset the serial port @ 1500 fps (but may also initiate a power down cycle. Normal PD recovery sequence to be followed. (Refer to Figure 15.) |
| Frame Rate | FR |  | 1500 |  | frames/s | See Frame_Period register section. |
| Bin Resistor | R1 | 15 K | 15 K | 37 K | $\Omega$ | Refer to Figure 8. |



Figure 10. Distance from lens reference plane to surface

## AC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 1500 \mathrm{fps}, 18$ MHz.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Down | $t_{\text {PD }}$ |  | 700 |  | $\mu \mathrm{s}$ | From PD $\uparrow$ <br> Time uncertainty due to firmware delay. (Refer to Figure 12.) |
| Power Up from PD $\downarrow$ | tPUPD |  |  | 50 | ms | From PD $\downarrow$ to valid quad signals $705 \mu \mathrm{sec}+75$ frames. (Refer to Figure 12.) |
| Power Up from $\mathrm{V}_{\mathrm{DD}} \uparrow$ | $\mathrm{t}_{\text {PU }}$ |  |  | 30 | ms | From $\mathrm{V}_{\mathrm{DD}} \uparrow$ to valid quad signals $705 \mu \mathrm{sec}+40$ frames |
| Rise and Fall Times: SDIOXA, XB, YA, YB | $\mathrm{t}_{\mathrm{r}}$ |  | 30 |  | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (the rise time is between 10\% and 90\%) |
|  | $\mathrm{tf}_{\text {f }}$ |  | 16 |  | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (the fall time is between $10 \%$ and $90 \%$ ) |
|  | $\overline{t_{r}}$ |  | 50 |  | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (the rise time is between $10 \%$ and $90 \%$ ) |
|  | $\mathrm{tf}^{\text {f }}$ |  | 20 |  | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (the fall time is between 10\% and 90\%) |
| ILED | $\mathrm{tr}_{\mathrm{r}}$ |  | 40 |  | ns | With HLMP-ED80-XX000 LED (the rise time is between 10\% and 90\%) |
|  | $\mathrm{tf}_{\mathrm{f}}$ |  | 200 |  | ns | With HLMP-ED80-XX000 LED (the fall time is between 10\% and 90\%) |
| Serial Port Transaction Timer | ${ }_{\text {tsPTT }}$ | 0.7 | 0.9 | 1.0 | s | Serial port will reset if current transaction is not complete within tsPTT. (Refer to Figure 36.) |
| Transient Supply Current | IDDT |  | 20 | 37 | mA | Max. supply current during a $V_{D D}$ ramp from 0 to 5.0 V with $>500 \mu \mathrm{~s}$ rise time. Does not include charging current for bypass capacitors. |

## DC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 18 \mathrm{MHz}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Supply Current (mouse moving) | IDD AVG |  | 15 | 25 | mA | No load on $X A, X B, Y A, Y B$, SCLK, SDIO. Excluding LED current. |
| Peak Supply Current (mouse moving) | IDD PEAK |  | 20 |  | mA | No load on $X A, X B, Y A, Y B$, SCLK, SDIO. Excluding LED current. |
| DC Supply Current (mouse not moving) | $l_{\text {DD }}$ |  | 12 | 25 | mA | No load on $X A, X B, Y A, Y B$, SCLK, SDIO. Excluding LED current. |
| DC Supply Current (power down) | IDDPD |  | 170 | 240 | $\mu \mathrm{A}$ | PD = high; SCLK, SDIO = GND $\text { or } \mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{DD}}=4.25 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text {. }$ |
| SCLK, SDIO, PD |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.5 * $\mathrm{V}_{\mathrm{DD}}$ |  |  | V |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.7 | V | @ $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ (SDIO only) |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 0.6 * $V_{\text {DD }}$ |  |  | V | @ $\mathrm{IOH}^{\text {= }} 2 \mathrm{~mA}$ (SDIO only) |
| Output Low Voltage (XA, XB, YA, YB) | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | @ $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$. |
| Output High Voltage ( $\mathrm{XA}, \mathrm{XB}, \mathrm{YA}, \mathrm{YB}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 0.6 * $V_{\text {DD }}$ |  |  | V | @ $\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}$. |
| Output Low Voltage (XY_LED) | VoL |  |  | 1.1 | V | Refer to Figure 11. |
| XY LED Current | $\mathrm{I}_{\text {LED }}$ | Typ-15\% | 630/R1 | Typ + 15\% | A | Refer to Figure 11, see table below. |
| XY LED Current (fault mode) | ILED |  |  | 500 | $\mu \mathrm{A}$ | R1 < $200 \Omega$. |
| REF_A (normal mode) | $V_{\text {REFA }}$ |  | 3.3 |  | V | $1.5 \mathrm{~K} \Omega$ to 3.0 V or GND, $\mathrm{PD}=$ low. |
| REF_A (power down mode) | $V_{\text {REFA }}$ |  | 3.3 |  | V | $1.5 \mathrm{~K} \Omega$ to 3.0 V or GND, $P D=$ high. |



Figure 11. Typical I-V characteristic of ADNS2051 XY_LED pin

Typical LED Current Table

| R1 Value | $\mathbf{k} \Omega$ | $\mathbf{1 5}$ | $\mathbf{1 8}$ | $\mathbf{2 2}$ | $\mathbf{2 7}$ | $\mathbf{3 3}$ | $\mathbf{3 7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LED current (typical) | mA | 42 | 35 | 29 | 23 | 19 | 17 |

## PD Pin Timing



Figure 12. PD timing normal mode


Figure 13. PD timing sleep mode


Figure 14. PD minimum pulse width


Figure 15. Detail of PD falling edge timing

## Quadrature Mode Timing

The output waveforms emulate the output from encoders. With the resolution set to 400 cpi , from one to five quadrature states can exist within one frame time. The minimum state time is $133 \mu \mathrm{~s}$. If the resolution is 800 cpi , then up to ten quadrature states can exist within a frame time. If the motion within a frame is greater than these values, the extra motion will be reported in the
next frame. The following diagrams (see Figures 16, 17, and 18) show the timing for positive $X$ motion, to the right or positive $Y$ motion, up. If a power down via the PD pin occurs during a transfer, the transfer will resume after PD is de-asserted. The timing for that quadrature state will be increased by the length of the PD time.


Figure 16. Quadrature states per frame ( 400 cpi mode)


Figure 17. Quadrature states per frame ( 800 cp imode)


Figure 18. Quadrature states per frame (800 cpi mode)

## Quadrature State Machine

The following state machine shows the states of the quadrature pins. The two things to note are that while the PD pin is asserted, the state machine is halted. Once PD is de-asserted, the state machine picks up from where it left off. State 0 is entered after a power up reset.


Figure 19. Quadrature state machine


RIGHT MOTION (+ DIRECTION)

MOTION COUNT


UP MOTION (+ DIRECTION)

MOTION COUNT

Figure 20. Quadrature output waveform

## Typical Performance Characteristics

Performance characteristics over recommended operating conditions. Typical values at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 18 \mathrm{MHz}$.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Path Error (Deviation) | PERROR |  | 0.5 |  | $\%$ | Path Error (Deviation) is the error from the <br> ideal cursor path. It is expressed as a <br> percentage of total travel and is measured <br> over standard surfaces. |

The following graphs (Figures 21, 22, 23, and 24) are the typical performance of the ADNS-2051 sensor, assembled as shown in the 2D assembly drawing with the HDNS-2100 Lens/Prism, the HDNS-2200 clip, and the HLMP-ED80-XX000 LED (page 3, Figure 4).


Figure 21. Typical resolution vs. Z (comparative surfaces ${ }^{[2,3]}$


Figure 23. Typical resolution vs. $z$ (manila folder and LED variation ${ }^{[2,3]}$


Figure 22. Wavelength responsitivity[1]

Note:

1. The ADNS-2051 is designed for optimal performance when used with the HLMP-ED80-XX000 (red LED 639 nm ). For use with other LED colors (i.e., blue, green), please consult factory. When using alternate LEDs, there may also be performance degradation and additional eye safety considerations.
2. $Z=$ Distance from Lens Reference plane to Surface.
3. $D O F=$ Depth of Field.

## Synchronous Serial Port

The synchronous serial port is used to set and read parameters in the ADNS-2051, and can be used to read out the motion information instead of the quadrature data pins.

The port is a two wire, half duplex port. The host microcontroller always initiates communication; the ADNS-2051 never initiates data transfers.

SCLK: The serial port clock. It is always generated by the master (the micro-controller).

SDIO: The data line.
PD: A third line is sometimes involved. PD (Power Down) is usually used to place the ADNS-2051 in a low power mode to meet USB suspend specification. PD can also be used to force resynchronization between the micro-controller and the ADNS-2051 in case of an error.

## Write Operation

Write operations, where data is going from the microcontroller to the ADNS-2051, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a" 1 "as its MSB to indicate data direction. The second byte contains the data. The transfer is synchronized by SCLK. The micro-controller changes SDIO on falling edges of SCLK. The ADNS-2051 reads SDIO on rising edges of SCLK.


Figure 25. Write operation


Figure 26. SDIO setup and hold times SCLK pulse width

## Read Operation

A read operation, which means that data is going from the ADNS-2051 to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is written by the micro-controller, and has a " 0 " as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-2051. The transfer is synchronized by SCLK. SDIO is changed on falling edges of SCLK and read on every rising
edge of SCLK. The micro-controller must go to a high Z state after the last address data bit. The ADNS-2051 will go to the high $Z$ state after the last data bit (see detail " $B$ " in Figure 28). One other thing to note during a read operation is that SCLK will need to be delayed after the last address data bit to ensure that the ADNS-2051 has at least $100 \mu \mathrm{~s}$ to prepare the requested data. This is shown in the timing diagrams below.


Figure 27. Read operation

DETAIL "A"

MICROCONTROLLER TO ADNS-2051 SDIO HANDOFF


Figure 28. Microcontroller to ADNS-2051 SDIO handoff


Figure 29. ADNS-2051 to microcontroller SDIO handoff

## Note:

The 120 ns high state of SCLK is the minimum data hold time of the ADNS-2051. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS2051 will hold the state of $D_{0}$ on the SDIO line until the falling edge of SCLK. In both write and read operations, SCLK is driven by the micro-controller.

Serial port communications is not allowed while PD (power down) is high. See "Error Detection and Recovery" regarding resynchronizing via PD.

## Forcing the SDIO Line to the Hi-Z State

There are times when the SDIO line from the ADNS-2051 should be in the $\mathrm{Hi}-\mathrm{Z}$ state. If the microprocessor has completed a write to the ADNS-2051, the SDIO line is $\mathrm{Hi}-\mathrm{Z}$, since the SDIO pin is still configured as an input. However, if the last operation from the microprocessor was a read, the ADNS-2051 will hold the D0 state on SDIO until a falling edge of SCLK.

To place the SDIO pin into the $\mathrm{Hi}-\mathrm{Z}$ state, raise the PD pin for $100 \mu \mathrm{~s}(\mathrm{~min})$. The PD pin can stay high, with the ADNS-2051 in the shutdown state, or the PD pin can be lowered, returning the ADNS-2051 to normal operation. The SDIO line will now be in the Hi-Z state.

## Figure 30. SDIO Hi-Z state and timing

## Required Timing between Read and Write Commands (tsxx)

There are minimum timing requirements between read and write commands on the serial port.

If the rising edge of the SCLK for the last data bit of the second write command occurs before the 100 microsecond required delay, then the first write command may not complete correctly.


WRITE OPERATION
wRite operation

## Figure 31. Timing between two write commands

If the rising edge of SCLK for the last address bit of the read command occurs before the 100 microsecond required delay, then the write command may not complete correctly.


Figure 32. Timing between write and read commands

The falling edge of SCLK for the first address bit of either the read or write command must be at least 120 ns after the last SCLK rising edge of the last data bit of the previous read operation.


Figure 33. Timing between read and either write or subsequent read commands


Figure 34. Timing between SCLK and PD rising edge

## Error Detection and Recovery

1. The ADNS-2051 and the micro-controller might get out of synchronization due to ESD events, power supply droops or micro-controller firmware flaws. In such a case, the micro-controller should raise PD for $100 \mu \mathrm{~s}$. The ADNS-2051 will reset the serial port but will not reset the registers and be prepared for the beginning of a new transmission.
2. The ADNS-2051 has a transaction timerfor the serial port. If the sixteenth SCLK rising edge is spaced more than approximately 0.9 seconds from the first SCLK edge of the current transaction, the serial port will reset.
3. Invalid addresses:

- Writing to an invalid address will have no effect. Reading from an invalid address will return all zeros.

4. Collision detection on SDIO

- The only time that the ADNS-2051 drives the SDIO line is during a READ operation. To avoid data collisions, the micro-controller should relinquish SDIO before the falling edge of SCLK after the last address bit. The ADNS-2051 begins to drive SDIO after the next rising edge of SCLK. The ADNS-2051 relinquishes SDIO within 120 ns of the falling SCLK edge after the last data bit. The microcontroller can begin driving SDIO any time afterthat. In order to maintain low power consumption in nor mal operation or when the PD pin is pulled high, the micro-controller should not leave SDIO floating un til the next transmission (although that will not cause any communication difficulties).

5. In case of synchronization failure, both the ADNS-2051 and the micro-controller may drive SDIO. The ADNS2051 can withstand 30 mA of short circuit current and will withstand infinite duration short circuit conditions.
6. Termination of a transmission by the micro-controller may sometimes be required (for example, due to a USB suspend interrupt during a read operation). To accomplish this the micro-controller should raise PD. The ADNS-2051 will not write to any register and will reset the serial port (but nothing else) and be prepared for the beginning of future transmissions after PD goes low.
7. The micro-controller can verify success of write operations by issuing a read command to the same address and comparing written data to read data.
8. The micro-controller can verify the synchronization of the serial port by periodically reading the product ID register.


Figure 35. Power up serial port watchdog timer sequence

## Notes on Power up and the Serial Port

The sequence in which $V_{D D}, P D, S C L K$, and SDIO are set during powerup can affect the operation of the serial port. The diagram below shows what can happen shortly after powerup when the microprocessor tries to read data from the serial port.

This diagram shows the $\mathrm{V}_{\mathrm{DD}}$ rising to valid levels, at some point the microcontroller starts its program, sets the SCLK and SDIO lines to be outputs, and sets them high. It then waits to ensure that the ADNS-2051 has powered up and is ready to communicate. The microprocessor then tries to read from location 0x00, Product_ID, and is expecting a value of $0 \times 02$. If it receives this value, it then knows that the communication to the ADNS-2051 is operational.

The problem occurs if the ADNS-2051 powers up before the microprocessor sets the SCLK and SDIO lines to be
outputs and high. The ADNS-2051 sees the raising of the SCLK as a valid rising edge, and clocks in the state of the SDIO as the first bit of the address (sets either a read or a write depending upon the state).

In the case of SDIO low, then a read operation has started. When the microprocessor begins to actually send the address, the ADNS-2051 already has the first bit of an address. When the seventh bit is sent by the micro, the ADNS-2051 has a valid address, and drives the SDIO line high within 120 ns (see detail " $A$ " in Figure 27 and Figure 28). This results in a bus fight for SDIO. Since the address is wrong, the data sent back will be incorrect.

In the case of SDIO high, a write operation is started. The address and data are out of synchronization, and the wrong data will be written to the wrong address.


Figure 36. Power up serial port watchdog timer sequence


Figure 37. Power up serial port PD sync sequence

## Two Solutions

There are two different ways to solve the problem, waiting for the serial port watchdog timer to time out, or using the PD line to reset the serial port.

## 1. Serial Port Watchdog Timer Timeout

If the microprocessor waits at least tsPTT from $V_{D D}$ valid, it will ensure that the ADNS-2051 has powered up and the watchdog timer has timed out. This assumes that the microprocessor and the ADNS-2051 share the same power supply. If not, then the microprocessor must wait tsPTT from ADNS-2051 VDD valid. Then when the SCLK toggles for the address, the ADNS-2051 will be in sync with the microprocessor.

## 2. PD Sync

The PD line can be used to resync the serial port. If the microprocessor waits for 4 ms from $V_{D D}$ valid, and then outputs a valid PD pulse (see Figure 15), then the serial port will be ready for data.

## Resync Note

If the microprocessor and the ADNS-2051 get out of sync, then the data either written or read from the registers will be incorrect. An easy way to solve this is to output a PD pulse to resync the parts after an incorrect read.

## SPI communication code for the Cypress CY7C63000 or CY7C63001

(Please consult factory for the CY7C63722 or CY7C63723 codes.)
Note: This programming sequence is not covered in Avago's product warranty. It is only a recommended example when using the mentioned Cypress microcontrollers. For the latest updates on Cypress microcontrollers, please contact Cypress at email: usbapps@cypress.com or call (858) 613-7929 (US).
The following code can be used to implement the SPI data communications. See the schematic in Figure 9.

```
; Notes:
; CY7C63001 20pin package
ADNS-2051
; SDIO line connected to pin5 (P1.0)
; PD connected to pin 16 (P1.1)
; SCLK line connected to pin15 (P1.3)
; I/O port
Port1_Data: equ 01h ; GPIO data port 1
Port1_Interrupt: equ 05h ; Interrupt enable for port 1
Port1_Pullup: equ 09h ; Pullup resistor control for port 1
;
; Port bit definitions
SDIO: equ 01h ; bit 0
PD: equ 02h ; bit 1
SCLK: equ 08h ; bit 3
Pt1_Current: equ 00h ; port1 current setting
; GPIO Isink registers
Port1_Isink: equ 38h
Port1_Isink0: equ 38h
Port1_Isink1: equ 39h
Port1_Isink3: equ 3Bh
;
; data memory variables
spi_addr: equ 40h ; address of spi writes
spi_data: equ 41h ; data of spi writes
bit_counter: equ 44h ; SPI bit counter
port1_wrote: equ 45h ; what we wrote last
;
initialize Port 1
    mov A,Pt1_Current ; select DAC setting
    iowr Port1_Isink0- ; isink current Port 1 bit[0]
    iowr Port1_Isink1 ; isink current Port 1 bit[1]
    iowr Port1_Isink3 ; isink current Port 1 bit[3]
    mov A, Oh }\mp@subsup{}{}{-
    iowr Port1_Pullup
    mov A, ~(PD|SDIO) ; turn on the ADNS-2051
    mov [port1_wrote], A
    mov A, [port1_wrote]
    iowr Port1_Data ; PD low, SCLK, SDIO
    mov A, 0
    iowr Port1_Interrupt ; disable port 1 interrupts
; There are possible problems with the SPI port if the microcontroller starts executing
; instructionsbefore the ADNS-2051 sensor has powered up. See page 18 for details.
; It is assumed that power to the microcontroller is OK if the next instructions can be executed.
; These instructions will reset the SPI port of the sensor.
```

| Resync_sensor: | ```mov A,~(SCLK\|SDIO|PD) and [port1_wrote], A mov A, [port1_wrote] iowr Port1_Data call delay700us call delay700us call delay700us call delay700us call delay700us call delay700us mov A, (SCLK|SDIO|PD or [port1_wrote], A mov A, [port1_wrote] iowr Port1_Data call delay700us mov A, ~PD and [port1_wrote], A mov A, [port1_wrote] iowr Port1_Data call delay700us call delay700us call delay700us call delay700us call delay700us call delay700us``` | set the SCLK, SDIO and PD lines low <br> If the power to the sensor needs more time to stabilize, insert a delay here wait about 4 milliseconds for the sensor oscillator to stabilize <br> set the SCLK, SDIO and PD lines high this shuts down the oscillator and resets the SPI port <br> wait for the PD to reset the part set the PD line low to put the sensor back into normal operation <br> wait about 4 milliseconds for the sensor oscillator to stabilize <br> sensor SPI port now in sync |
| :---: | :---: | :---: |
| ReadSPI routine <br> Includes delays for long traces or cables between the uP and ADNS-2051 <br> Has correct timing of SCLK and SDIO <br> On entry: spi_addr = Address of SPI register in the ADNS-2051 <br> spi_data = undefined <br> On exit spi_addr = undefined <br> spi_data $=$ register contents from ADNS-2051 |  |  |
| ReadSPI: <br> Waitrspi: | ```mov A, }6 mov [bit_counter], A nop nop nop nop nop nop dec [bit_counter] jnz Waitrspi``` | wait 200us (optional) <br> (about 3us per loop) |
| Waitrspi2: | mov A,~80h <br> and [spi_addr], A <br> call writeaddr <br> mov A,64 <br> mov [bit_counter], A <br> nop <br> nop <br> nop <br> nop <br> nop <br> nop <br> dec [bit_counter] <br> jnz Waitrspi2 <br> mov A, Oh | read address <br> lower MSB of address (read) <br> wait 200us (about 3us per loop)(100us minimum required) wait for data to be ready <br> clear the data |

```
        mov [spi_data], A
        mov A, 08h
        mov [bit_counter], A
        mov A, SDIO
        or [port1_wrote], A
        mov A, [port1_wrote] ; write a 1 to SDIO
        iowr Port1_Data
nextr: mov A,~SCLK ; lower SCLK
        and [port1_wrote], A
        mov A, [port1 wrote]
        iowr Port1_Data
        nop nop 
        nop ; IC via short PCB traces,
        nop ; then the number of NOPs can
        nop ; reduced or eliminated
        nop
        nop
        mov A,[spi_data] ; shift next bit
        asl
        mov [spi_data], A ; shift next bit
        iord Port1_Data ; read SDIO
        and A, SDIO
        jz rdx
rd1: mov A, 01h
        or [spi_data], A
        mov A,SCLK ; raise SCLK
        or [port1_wrote], A
        mov A, [port1_wrote]
        iowr Port1 Data
        nop ; wait for cable to settle
        nop
        nop
        nop
        nop
        nop
        nop
        dec [bit_counter]
        jnz nextr
        ret
:. WriteSPI routine
    Includes delays for long traces or cables between the uP and ADNS-2051.
    Has correct timing of SCLK and SDIO
    On entry: spi_addr = Address of SPI register in the ADNS-2051
    spi_data = Data to be written to the SPI register
    ; On exit spi_addr = undefined
    ; spi_data = undefined
WriteSPI: mov A,64 ; wait 200us (optional)
        mov [bit_counter], A ; about 3us per loop
Waitspi: nop
    nop
    nop
    nop
    nop
    nop
    dec [bit_counter]
    jnz Waitspi



\section*{Registers}

The ADNS-2051 can be programmed through registers, via the serial port, and configuration and motion data can be read from these registers.
\begin{tabular}{ll}
\hline Address & Register \\
\hline \(0 \times 00\) & Product_ID \\
\hline \(0 \times 01\) & Revision_ID \\
\hline \(0 \times 02\) & Motion \\
\hline \(0 \times 03\) & Delta_X \\
\hline \(0 \times 04\) & Delta_Y \\
\hline \(0 \times 05\) & SQUAL \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Address & Register \\
\hline \(0 \times 06\) & Average_Pixel \\
\hline \(0 \times 07\) & Maximum_Pixel \\
\hline \(0 \times 08\) & Reserved \\
\hline \(0 \times 09\) & Reserved \\
\hline \(0 \times 0 a\) & Configuration_bits \\
\hline \(0 \times 0 \mathrm{~b}\) & Reserved \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Address & Register \\
\hline \(0 \times 0 \mathrm{c}\) & Data_Out_Lower \\
\hline \(0 \times 0 \mathrm{~d}\) & Data_Out_Upper \\
\hline \(0 \times 0 \mathrm{e}\) & Shutter_Lower \\
\hline \(0 \times 0 \mathrm{f}\) & Shutter_Upper \\
\hline \(0 \times 10\) & Frame_Period_Lower \\
\hline \(0 \times 11\) & Frame_Period_Upper \\
\hline
\end{tabular}

Product_ID
Address: 0x00
Access: Read Reset Value: 0×02
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\multirow{3}{*}{\begin{tabular}{c} 
Bit
\end{tabular}} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } Field & \(\mathrm{PID}_{7}\) & \(\mathrm{PID}_{6}\) & \(\mathrm{PID}_{5}\) & \(\mathrm{PID}_{4}\) & \(\mathrm{PID}_{3}\) & \(\mathrm{PID}_{2}\) & \(\mathrm{PID}_{1}\) & \(\mathrm{PID}_{0}\) \\
\cline { 2 - 8 } & &
\end{tabular}

Data Type: Eight bit number with the product identifier.
USAGE: The value in this register does not change, it can be used to verify that the serial communications link is OK.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Revision_ID \\
Access: Rea
\end{tabular} & & \multicolumn{7}{|c|}{\begin{tabular}{l}
Address: 0x01 \\
Reset Value: 0xNN
\end{tabular}} \\
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & \(\mathrm{RID}_{7}\) & \(\mathrm{RID}_{6}\) & \(\mathrm{RID}_{5}\) & \(\mathrm{RID}_{4}\) & \(\mathrm{RID}_{3}\) & \(\mathrm{RID}_{2}\) & RID1 & RID 0 \\
\hline
\end{tabular}

Data Type: Eight bit number with current revision of the IC.
USAGE: NN is a value between 00 and \(F F\) which represent the current design revision of the device.
\begin{tabular}{l}
\hline \multicolumn{9}{l}{\begin{tabular}{l} 
Address: \(0 \times 02\) \\
Motion \\
Access: Read \\
Reset Value: \(0 \times 00\)
\end{tabular}} \\
\cline { 2 - 9 } \begin{tabular}{rl|c|c|c|c|c|c|} 
\\
Bit \\
Field
\end{tabular} \\
\cline { 2 - 9 }
\end{tabular} MOT

\section*{Data Type: Bit field}

USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If so, then the user should read registers \(0 \times 03\) and \(0 \times 04\) to get the accumulated motion. It also tells if the motion buffers have overflowed and whether or not an LED fault occurred since the last reading. The current resolution is also shown.
\begin{tabular}{|c|c|}
\hline Field Name & Description \\
\hline \multirow[t]{3}{*}{MOT} & Motion since last report or PD \\
\hline & 0 = No motion \\
\hline & 1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers \\
\hline Reserved & Reserved for future \\
\hline \multirow[t]{3}{*}{FAULT} & LED Fault detected - set when R_BIN is too low or too high, shorts to VDD or Ground \\
\hline & \(0=\) No fault \\
\hline & 1 = Fault detected \\
\hline \multirow[t]{3}{*}{OVFY} & Motion overflow \(\mathrm{Y}, \Delta \mathrm{Y}\) buffer has overflowed since last report \\
\hline & 0 = No overflow \\
\hline & 1 = Overflow has occurred \\
\hline \multirow[t]{3}{*}{OVFX} & Motion overflow \(\mathrm{X}, \mathrm{\Delta X}\) buffer has overflowed since last report \\
\hline & 0 = No overflow \\
\hline & 1 = Overflow has occurred \\
\hline Reserved & Reserved for future \\
\hline Reserved & Reserved for future \\
\hline \multirow[t]{3}{*}{RES} & Resolution in counts per inch \\
\hline & \(0=400\) \\
\hline & \(1=800\) \\
\hline
\end{tabular}

\section*{Notes for Motion:}
1. Reading this register freezes the Delta_ \(X\) and Delta_ \(Y\) register values. Read this register before reading the Delta_ \(X\) and Delta_ \(Y\) registers. If Delta_X and Delta_Y are not read before the motion register is read a second time, the data in Delta_X and Delta_Y will be lost.
2. Avago RECOMMENDS that registers \(0 \times 02,0 \times 03\) and \(0 \times 04\) be read sequentially.
3. Internal buffers can accumulate more than eight bits of motion for \(X\) or \(Y\). If either one of the internal buffers overflows, then absolute path data is lost, and the OVFX or OVFY bit is set. These bits (OVFX and OVFY) are cleared once some motion has been read from the Delta_X and Delta_Y registers, and if the buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta_X and Delta_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta_X or Delta_Y registers will read either positive or negative full scale. If the motion register has not been read for a long time, at 400 cpi it may take up to 16 read cycles to clear the buffers, at 800 cpi , up to 32 cycles.
4. FAULT is a sticky bit that is cleared by reading the Motion register. It signifies that an LED fault has occurred since the last time the motion register was read. Once an LED fault has cleared, the hardware will drive the LED normally.

\section*{Delta_X Address: \(0 \times 03\)}

Access: Read Reset Value: 0x00
\begin{tabular}{r|c|c|c|c|c|c|c|c|} 
& Bit \\
\cline { 2 - 9 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & \(\mathrm{X}_{7}\) & \(\mathrm{X}_{6}\) & \(\mathrm{X}_{5}\) & \(\mathrm{X}_{4}\) & \(\mathrm{X}_{3}\) & \(\mathrm{X}_{2}\) & \(\mathrm{X}_{1}\) & \(\mathrm{X}_{0}\) \\
\cline { 2 - 8 } & &
\end{tabular}

Data Type: Eight bit 2's complement number.
USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.


Delta_Y
Address: 0x04
Access: Read
Reset Value: 0x00
Bit
Field
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\(Y_{7}\) & \(Y_{6}\) & \(Y_{5}\) & \(Y_{4}\) & \(Y_{3}\) & \(Y_{2}\) & \(Y_{1}\) & \(Y_{0}\) \\
\hline
\end{tabular}

Data Type: Eight bit 2's complement number.
USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.


Surface_Quality Address: 0x05
Access: Read Reset Value: 0x00
\begin{tabular}{r|c|c|c|c|c|c|c|c|} 
& Bit \\
\cline { 2 - 9 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 8 } & Field & \(\mathrm{SQ}_{7}\) & \(\mathrm{SQ}_{6}\) & \(\mathrm{SQ}_{5}\) & \(\mathrm{SQ}_{4}\) & \(\mathrm{SQ}_{3}\) & \(\mathrm{SQ}_{2}\) & \(\mathrm{SQ}_{1}\) \\
\cline { 2 - 8 } & \(\mathrm{SQ}_{0}\) \\
\hline
\end{tabular}

Data Type: Eight bit number.
USAGE: SQUAL is a measure of the number of features visible by the sensor in the current frame. The maximum value is 255 . Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor.


The focus point is important and could affect the squal value, the graph below showing another setup with various z-height. The graph clearly shows that the squal count is dependent on focus distance.

\section*{Note:}

This graph is obtained by getting multiple readings over different heights.


Figure 38. Typical mean squal vs. Z (white paper)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Average_Pixe \\
Access: Rea
\end{tabular} & & \multicolumn{7}{|c|}{\begin{tabular}{l}
Address: 0x06 \\
Reset Value: 0x00
\end{tabular}} \\
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & 0 & 0 & \(\mathrm{AP}_{5}\) & \(\mathrm{AP}_{4}\) & \(\mathrm{AP}_{3}\) & \(\mathrm{AP}_{2}\) & \(\mathrm{AP}_{1}\) & \(\mathrm{AP}_{0}\) \\
\hline
\end{tabular}

Data Type: Six bit number.
USAGE: Average Pixel value in current frame. Minimum value \(=0\),
maximum \(=63\). The average pixel value can be adjusted every frame. Shown below is a graph of 250 sequentially acquired average pixel values, while the sensor was moved slowly over white paper.


\section*{Maximum_Pixel Address: 0x07}

Access: Read Reset Value: \(0 \times 00\)
\begin{tabular}{r|c|c|c|c|c|c|c|c|} 
& 3 \\
Bit \\
\cline { 2 - 9 } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } & 0 & 0 & \(\mathrm{MP}_{5}\) & \(\mathrm{MP}_{4}\) & \(\mathrm{MP}_{3}\) & \(\mathrm{MP}_{2}\) & \(\mathrm{MP}_{1}\) & \(\mathrm{MP}_{0}\) \\
\hline
\end{tabular}

Data Type: Six bit number.
USAGE: Maximum Pixel value in current frame. Minimum value \(=0\),
maximum value \(=63\). The maximum pixel value can be adjusted every frame. Shown below is a graph of 250 sequentially acquired maximum pixel values, while the sensor was moved slowly over white paper.


\section*{Reserved \\ Reserved}

Address: 0x08
Address: 0x09

Configuration_bits
Access: Read/Write

Address: 0x0a
Reset Value: 0x00
\begin{tabular}{r|c|c|c|c|c|c|c|c|}
\multirow{3}{*}{ Bit } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 8 } Field & RESET & LED_MODE & Sys Test & RES & PixDump & Reserved & Reserved & Sleep \\
\cline { 2 - 8 } & & &
\end{tabular}

Data Type: Bit field
USAGE: Register 0x0a allows the user to change the configuration of the sensor. Shown below are the bits, their default values, and optional values.
\begin{tabular}{|c|c|}
\hline Field Name & Description \\
\hline \multirow[t]{3}{*}{RESET} & Power up defaults (bit always reads 0 ) \\
\hline & \(0=\) No effect \\
\hline & 1 = Reset registers and bits to power up default settings (bold entries) \\
\hline \multirow[t]{3}{*}{LED_MODE} & LED Shutter Mode \\
\hline & \(0=\) Shutter mode off (LED always on) (even if no motion up to 1 sec.) \\
\hline & 1 = Shutter mode on (LED only on when the electronic shutter is open) \\
\hline \multirow[t]{4}{*}{Sys Test} & System Tests (bit always reads 0) \\
\hline & \(0=\) No tests \\
\hline & 1 = perform all system tests, output 16 bit CRC via Data_Out_Upper and Data_Out_Lower registers. \\
\hline & Note: Since part of the system test is a RAM test, the RAM will be overwritten with the default values when the test is done. If any configuration changes from the default are needed for operation, make the changes AFTER the system test is run. This operation requires substantially more time to complete than other register transactions. \\
\hline \multirow[t]{3}{*}{RES} & Resolution in counts per inch \\
\hline & \(0=400\) \\
\hline & \(1=800\) \\
\hline \multirow[t]{3}{*}{Pix Dump} & Dump the pixel array through Data_Out_Upper and Data_Out_Lower, 256 bytes \\
\hline & \(0=\) disabled \\
\hline & 1 = dump pixel array \\
\hline Reserved & Reserved \\
\hline Reserved & Reserved \\
\hline \multirow[t]{3}{*}{Sleep} & Sleep Mode \\
\hline & 0 = Normal, fall asleep after one second of no movement ( 1500 frames/s) \\
\hline & 1 = Always awake \\
\hline
\end{tabular}

\section*{Reserved}

Address: 0x0b
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Data_Out_Lower \\
Access: Read
\end{tabular}}} & & & & & & \\
\hline & & & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & \(\mathrm{DO}_{7}\) & \(\mathrm{DO}_{6}\) & \(\mathrm{DO}_{5}\) & \(\mathrm{DO}_{4}\) & \(\mathrm{DO}_{3}\) & \(\mathrm{DO}_{2}\) & DO1 & \(\mathrm{DO}_{0}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Data_Out_U \\
Access: Read
\end{tabular} & & \multicolumn{7}{|c|}{\begin{tabular}{l}
Address: 0x0d \\
Reset Value: undefined
\end{tabular}} \\
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & \(\mathrm{DO}_{15}\) & \(\mathrm{DO}_{14}\) & \(\mathrm{DO}_{13}\) & \(\mathrm{DO}_{12}\) & \(\mathrm{DO}_{11}\) & \(\mathrm{DO}_{10}\) & \(\mathrm{DO}_{9}\) & \(\mathrm{DO}_{8}\) \\
\hline
\end{tabular}

Data Type: Sixteen bit word.
USAGE: Data can be written to these registers from the system self test, or the pixel dump command. The data can be read out \(0 \times 0 \mathrm{~d}\), or \(0 \times 0 \mathrm{~d}\) first, then \(0 \times 0 \mathrm{c}\).
\begin{tabular}{llll}
\hline & Data_Out_Upper & Data_Out_Lower & Note \\
\hline System test result 1: & FE & D4 & \begin{tabular}{l} 
One of two results returned. These \\
vystem test result 2:
\end{tabular} \\
\hline vD & 10 & \begin{tabular}{l} 
values are subject to change with \\
each device design revision.
\end{tabular} \\
\hline Pixel Dump command & Pixel Address & Pixel Data (Lower 6 bits) & \\
\hline
\end{tabular}

Once the pixel dump command is given, the sensor writes the address and the value for the first pixel into the Data_Out_Upper and Data_Out_Lower registers. The MSB of Data_Out_Lower is the status bit for the data. If the bit is high, the data are NOT valid. Once the MSB is low, the data for that particular read are valid and should be saved. The pixel address and data will then be incremented on the next frame. Once the pixel dump is complete, the PixDump bit in register 0x0a should be set to zero. To obtain an accurate image, the LED needs to be turned on by changing the sleep mode of the configuration register 0x0a to always awake.

Pixel Address Map
(Looking through the HDNS-2100 Lens)

LAST PIXEL
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline FF & EF & DF & CF & BF & AF & 9F & 8F & 7F & 6F & 5F & 4F & 3F & 2F & 1F & OF \\
\hline FE & EE & DE & CE & BE & AE & 9E & 8E & 7E & 6E & 5E & 4E & 3E & 2E & 1E & OE \\
\hline FD & ED & DD & CD & BD & AD & 9D & 8D & 7D & 6D & 5D & 4D & 3D & 2D & 1D & OD \\
\hline FC & EC & DC & CC & BC & AC & 9C & 8C & 7C & 6C & 5C & 4C & 3 C & 2 C & 1C & OC \\
\hline FB & EB & DB & CB & BB & AB & 9B & 8B & 7B & 6B & 5B & 4B & 3B & 2B & 1B & OB \\
\hline FA & EA & DA & CA & BA & AA & 9A & 8A & 7A & 6A & 5A & 4A & 3A & 2A & 1A & OA \\
\hline F9 & E9 & D9 & C9 & B9 & A9 & 99 & 89 & 79 & 69 & 59 & 49 & 39 & 29 & 19 & 09 \\
\hline F8 & E8 & D8 & C8 & B8 & A8 & 98 & 88 & 78 & 68 & 58 & 48 & 38 & 28 & 18 & 08 \\
\hline F7 & E7 & D7 & C7 & B7 & A7 & 97 & 87 & 77 & 67 & 57 & 47 & 37 & 27 & 17 & 07 \\
\hline F6 & E6 & D6 & C6 & B6 & A6 & 96 & 86 & 76 & 66 & 56 & 46 & 36 & 26 & 16 & 06 \\
\hline F5 & E5 & D5 & C5 & B5 & A5 & 95 & 85 & 75 & 65 & 55 & 45 & 35 & 25 & 15 & 05 \\
\hline F4 & E4 & D4 & C4 & B4 & A4 & 94 & 84 & 74 & 64 & 54 & 44 & 34 & 24 & 14 & 04 \\
\hline F3 & E3 & D3 & C3 & B3 & A3 & 93 & 83 & 73 & 63 & 53 & 43 & 33 & 23 & 13 & 03 \\
\hline F2 & E2 & D2 & C2 & B2 & A2 & 92 & 82 & 72 & 62 & 52 & 42 & 32 & 22 & 12 & 02 \\
\hline F1 & E1 & D1 & C1 & B1 & A1 & 91 & 81 & 71 & 61 & 51 & 41 & 31 & 21 & 11 & 01 \\
\hline F0 & E0 & D0 & Co & B0 & A0 & 90 & 80 & 70 & 60 & 50 & 40 & 30 & 20 & 10 & 00 \\
\hline
\end{tabular}

FIRST PIXEL


Figure 39. Directions are for a complete mouse, with the HDNS-2100 lens

\section*{Pixel Dump Pictures}

The following images (Figure 40) are the output of the pixel dump command. The data ranges from zero for complete black, to 63 for complete white. An internal AGC circuit adjusts the shutter value to keep the brightest feature (max. pixel) in the mid 50s.

(a) White Paper

(c) Neoprene Mouse Pad (Gray)

(b) Manila Folder

(d) USAF Test Chart Group 3, Element 1

8 line pairs per mm

Figure 40. Pixel dump pictures
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Shutter_Lowe \\
Access: Read
\end{tabular} & & \multicolumn{7}{|c|}{\begin{tabular}{l}
Address: 0x0e \\
Reset Value: 0x64
\end{tabular}} \\
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & \(\mathrm{S}_{7}\) & \(\mathrm{S}_{6}\) & \(\mathrm{S}_{5}\) & \(\mathrm{S}_{4}\) & \(\mathrm{S}_{3}\) & \(\mathrm{S}_{2}\) & \(\mathrm{S}_{1}\) & \(\mathrm{S}_{0}\) \\
\hline
\end{tabular}

\section*{Shutter_Upper}

Address: 0xOf
Access: Read
Reset Value: 0x00
\begin{tabular}{r|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\cline { 2 - 9 } Field & \(\mathrm{S}_{15}\) & \(\mathrm{~S}_{14}\) & \(\mathrm{~S}_{13}\) & \(\mathrm{~S}_{12}\) & \(\mathrm{~S}_{11}\) & \(\mathrm{~S}_{10}\) & \(\mathrm{~S}_{9}\) & \(\mathrm{~S}_{8}\) \\
\cline { 2 - 8 } & &
\end{tabular}

Data Type: Sixteen bit word.
USAGE: Units are clock cycles; default value is 64. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value can be adjusted to a new value on every frame. When the shutter adjusts, it changes by \(\pm 1 / 16\) of the current value. Shown below is a graph of 250 sequentially acquired shutter values, while the sensor was moved slowly over white paper.


The focus point is important and could affect the shutter value. The graph below shows another setup with various z-height. This graph clearly shows that the shutter value is dependent on focus distance.


\section*{Figure 41. Typical shutter vs. Z (white paper)}

Note: This graph shows average readings over different heights.

The maximum value of the shutter is dependent upon the frame rate and clock frequency. The formula for the maximum shutter value is:
Max. Shutter Value \(=\frac{\text { Clock Frequency }}{\text { Frame Rate }}-2816\)

For a clock frequency of 18 MHz , the following table shows the maximum shutter value. 1 clock cycle is 55.56 nsec.
\begin{tabular}{lllll}
\hline & \multicolumn{3}{l}{ Max Shutter } \\
\cline { 2 - 5 } Frames/second & Decimal & Hex & Shutter \\
\hline 2300 & 5010 & \(0 \times 1392\) & 13 & 92 \\
\hline 2000 & 6184 & \(0 \times 1828\) & 18 & 28 \\
\hline 1500 & 9184 & \(0 \times 23 E 0\) & 23 & E0 \\
\hline 1000 & 15184 & \(0 \times 3 B 50\) & \(3 B\) & 50 \\
\hline 500 & 33184 & \(0 \times 81\) A0 & 81 & A0 \\
\hline
\end{tabular}\(\leftarrow\) Default Max. Shutter
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Frame_Perio Access: Read & Writ & \multicolumn{7}{|c|}{\begin{tabular}{l}
Address: 0x10 \\
Reset Value: 0x20
\end{tabular}} \\
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Field & \(\mathrm{FP}_{7}\) & FP6 & \(\mathrm{FP}_{5}\) & FP4 & \(\mathrm{FP}_{3}\) & \(\mathrm{FP}_{2}\) & FP1 & \(\mathrm{FP}_{0}\) \\
\hline
\end{tabular}

Frame_Period_Upper
Address: 0x11
Access: Read/Write
Reset Value: 0xd1
Bit
Field
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\(F P_{15}\) & \(F P_{14}\) & \(F P_{13}\) & \(F P_{12}\) & \(F P_{11}\) & \(F P_{10}\) & \(F P_{9}\) & \(F P_{8}\) \\
\hline
\end{tabular}

Data Type: Sixteen bit 2's complement word.
USAGE: The frame period counter counts up until it overflows. Units are clock cycles.
The formula is:
\(\frac{\text { Clock Rate }}{\text { Frame Rate }}=\) Counts (decimal) \(\rightarrow\) Counts (hex) \(\rightarrow\) Counts (2's complement hex)
For an 18 MHz clock, here are the Frame_Period values for popular frame rates.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Frames/second} & \multicolumn{3}{|l|}{Counts} & \multicolumn{2}{|l|}{Frame_Period} & \\
\hline & Decimal & Hex & 2's Comp & Upper & Lower & \\
\hline 2300* & 7826 & 0x1E92 & 0xE16E & E1 & 6E & \\
\hline 2000* & 9000 & 0x2328 & 0xDCD8 & DC & D8 & Default Frame Time \\
\hline 1500 & 12000 & \(0 \times 2 \mathrm{EE} 0\) & 0xD120 & D1 & 20 & \\
\hline 1000 & 18000 & 0x4650 & 0xB9B0 & B9 & B0 & \(\leftarrow\) Minimum Frame Time \\
\hline 500 & 36000 & \(0 \times 8 \mathrm{CAO}\) & 0x7360 & 73 & 60 & \\
\hline \multicolumn{7}{|l|}{*Note:} \\
\hline \multicolumn{6}{|l|}{To optimize tracking performance on dark surfaces, it is recommended that an adaptive frame rate based on shutter value be implemented, for frame rates greater than 1500. Changing the frame rate results in changes in the maximum speed, acceleration limits, and dark surface performance.} & \\
\hline \multicolumn{7}{|l|}{To read from the registers, read Frame_Period_Upper first followed by Frame_Period_Lower.} \\
\hline \multicolumn{7}{|l|}{To write to the registers, write Frame_Period_Lower first followed by Frame_Period_Upper.} \\
\hline
\end{tabular}

\section*{IC Register State after Reset (power up or setting bit 7, register 0x0a)}
\begin{tabular}{|c|c|c|c|}
\hline Address & Register & Value & Meaning \\
\hline 0x0 & Product_ID & \(0 \times 02\) & Product ID = 2 (Fixed value) \\
\hline \(0 \times 01\) & Revision_ID & 0xNN & Revision of IC (Fixed value). (For each device design revision.) \\
\hline \(0 \times 02\) & Motion & 0x00 & \begin{tabular}{l}
No Motion \\
LED = No Fault \\
No X data overflow \\
No Y data overflow \\
Resolution is 400 counts per inch
\end{tabular} \\
\hline \(0 \times 03\) & Delta_X & 0x00 & No X motion \\
\hline \(0 \times 04\) & Delta_Y & 0x00 & No Y motion \\
\hline 0x05 & SQUAL & 0x00 & No image yet to measure \\
\hline \(0 \times 06\) & Average_Pixel & 0x00 & No image yet to measure \\
\hline 0x07 & Maximum_Pixel & 0x00 & No image yet to measure \\
\hline 0x08 & Reserved & - & \\
\hline \(0 \times 09\) & Reserved & - & \\
\hline \(0 \times 0 \mathrm{a}\) & Configuration_bits & 0x00 & Part is not Reset LED Shutter Mode is off No System tests Resolution \(=400\) counts per inch Pixel Dump is disabled Sleep mode is enabled \\
\hline \(0 \times 0 \mathrm{~b}\) & Reserved & - & \\
\hline 0x0c & Data_Out_Lower & undefined & No data to read \\
\hline 0x0d & Data_Out_Upper & undefined & No data to read \\
\hline 0x0e & Shutter_Lower & 0x64 & Initial shutter value \\
\hline 0xOf & Shutter_Upper & 0x00 & Initial shutter value \\
\hline 0x10 & Frame_Period_Lower & 0x20 & Initial frame period value (corresponds to 1500 fps ) \\
\hline 0x11 & Frame_Period_Upper & 0xd1 & Initial frame period value (corresponds to 1500 fps ) \\
\hline
\end{tabular}

\section*{Optical Mouse Design References}

Application Note AN1179
Eye Safety calculation AN1228

\section*{Ordering Information}

Specify part number as follows:
ADNS-2051 = Sensor IC in a 16-pin staggered DIP, 20 per tube.
HDNS-2100 = Round Optical Mouse Lens
HDNS-2100\#001 = Trimmed Optical Mouse Lens
HDNS-2200 = LED Assembly Clip (Black)
HDNS-2200\#001 = LED Assembly Clip (Clear)
HLMP-ED80-XX000 = LED```

