# ADNS-7530 Integrated molded lead-frame DIP Sensor



# **Data Sheet**



## **Theory of Operation**

The ADNS-7530 integrated molded lead-frame DIP sensor comprises of sensor and VCSEL in a single package.

The advanced class of VCSEL was engineered by Avago Technologies to provide a laser diode with a single longitudinal and a single transverse mode. In contrast to most oxide-based single-mode VCSEL, this class of Avago VCSEL remains within single mode operation over a wide range of output power. It has significantly lower power consumption than a LED. It is an excellent choice for optical navigation applications.

The sensor is based on LaserStream<sup>M</sup> technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement. It contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port. The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values. An external microcontroller reads the  $\Delta x$  and  $\Delta y$ information from the sensor serial port. The microcontroller then translates the data into PS2, USB, or RF signals before sending them to the host PC or game console.

## Features


- Wide operating voltage: 2.7V-3.6V
- Small form factor, integrated molded lead frame DIP package
- Low power architecture
- LaserStream<sup>™</sup> technology
- Self-adjusting power-saving modes for longest battery life
- High speed motion detection up to 30 ips and 8g
- Enhanced SmartSpeed self-adjusting frame rate for optimum performance
- Motion detect pin output
- 12-bits motion data registers.
- Internal oscillator no clock input needed.
- Selectable 400, 800, 1200, 1600, 2000 cpi resolution.
- Four wire serial port
- Minimal number of passive components
- Laser fault detect circuitry on-chip for Eye Safety Compliance
- Advanced Technology VCSEL chip
- Single Mode Lasing operation
- 832-865 nm wavelength

#### Applications

- Laser Mice
- Optical trackballs
- Integrated input devices
- Battery-powered input devices


## Pinout of ADNS-7530 Optical Mouse Sensor

| Pin | Name      | Description                                 |
|-----|-----------|---|
| 1   | VCSEL+VE  | Positive Terminal of VCSEL                  |
| 2   | LASER_NEN | LASER Enable (Active LOW)                   |
| 3   | NCS       | Chip select (active low input)              |
| 4   | MISO      | Serial data output<br>(Master In/Slave Out) |
| 5   | SCLK      | Serial clock input                          |
| 6   | MOSI      | Serial data input<br>(Master Out/Slave In)  |
| 7   | MOTION    | Motion Detect<br>(active low output)        |
| 8   | XYLASER   | XYLASER                                     |
| 9   | VDD3      | 3V Input                                    |
| 10  | NC        | No Connection                               |
| 11  | GND       | Ground                                      |
| 12  | VDD3      | 3V Input                                    |
| 13  | RefA      | 1.8V regulator output                       |
| 14  | DGND      | Digital Ground                              |
| 15  | VDDIO     | IO Voltage input (1.65~3.6V)                |
| 16  | VCSEL-VE  | Negative Terminal of VCSEL                  |



X = Subcon Code YYWW = Date Code Z = Sensor Die Source V = VCSEL Die Source KL = VCSEL Binning

Figure 1. Device pin-out for ADNS-7530



Notes:

- 1. Dimensions in millimeters (inches).
- 2. Dimensional tolerance: ±0.1 mm.
- 3. Coplanarity of lead: 0.1 mm.
- 4. Lead pitch tolerance: ±0.15 mm.
- 5. Cumulative pitch tolerance: ±0.15 mm.
- 6. Angular tolerance: ±3.0°.
- 7. Maximum flash: + 0.2 mm.
- 8. Chamfer (25°  $\times$  2) on the taper side of the lead.

#### Figure 2. Package outline drawing

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD





Figure 3. Block diagram of ADNS-7530 integrated molded lead-frame DIP sensor

## **Regulatory Requirements**


- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago recommendations.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15kV when assembled into a mouse according to usage instructions above.



## **Overview of Laser Mouse Sensor Assembly**

### **Assembly Recommendation**

- 1. Insert the integrated molded lead-frame DIP sensor and all other electrical components into the application PCB.
- 2. Wave-solder the entire assembly in a no-wash solder process utilizing a solder fixture. The solder fixture is needed to protect the sensor during the solder process. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 3. Place the lens onto the base plate. Care must be taken to avoid contamination on the optical surfaces.
- Remove the protective kapton tapes from the optical aperture of the sensor and VCSEL respectively. Care must be taken to keep contaminants from entering the aperture.
- 5. Insert the PCB assembly over the lens onto the base plate. The sensor package should self-align to the lens. The optical position reference for the PCB is set by the base plate and lens. The alignment guide post of the lens locks the lens and integrated molded lead-frame DIP sensor together. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 6. Optional: The lens can be permanently locked to the sensor package by melting the lens' guide posts over the sensor with heat staking process.



Dimensions in mm / inches

Figure 5. Recommended PCB mechanical cutouts and spacing


- 7. Tune the laser output power from the VCSEL to meet the Eye Safe Class I Standard as detailed in the LASER Power Adjustment Procedure.
- 8. Install the mouse top case. There must be a feature in the top case (or other area) to press down onto the sensor to ensure the sensor and lenses are interlocked to the correct vertical height.


#### **Design considerations for improving ESD Performance**

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago supplied IGES file and ADNS-6150, ADNS-6160-001 or ADNS-6170-002 lens:

| Lens      | ADNS-6150 | ADNS-6160-001 | ADNS-6170-002 |
|-----------|-----------|---------------|---------------|
| Creepage  | 12.0 mm   | 13.50 mm      | 20.30 mm      |
| Clearance | 2.1 mm    | 1.28 mm       | 1.28 mm       |

Note that the lens material is polycarbonate and therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should NOT be used.





#### Figure 7. Schematic Diagram for 3-Button Scroll Wheel Cordless Mouse Dongle

#### Notes

- 1. The supply and ground paths should be laid out using a star methodology.
- 2. Level shifting is required to interface a 5V micro-controller to the ADNS-7530. If a 3V micro-controller is used, the 74VHC125 component shown may be omitted
- 3. All grounds **MUST** be correctly separated into digital and analog grounds. The digital and analog ground lines **MUST** be reconnected as far away as possible at either the negative terminal of the battery or at the USB connector.

## **LASER Drive Mode**

The laser is driven in pulsed mode during normal operation. A calibration mode is provided which drives the laser in continuous (CW) operation.

## **Eye Safety**

The ADNS-7530 integrated molded lead-frame DIP sensor and the associated components in the schematic of Figure 6 are intended to comply with Class 1 Eye Safety Requirements of IEC 60825-1. Avago Technologies suggests that manufacturers perform testing to verify eye safety on each mouse. It is also recommended to review possible single fault mechanisms beyond those described below in the section "Single Fault Detection". Under normal conditions, the sensor generates the drive current for the VCSEL.

In order to stay below the Class 1 power requirements, LASER\_CTRL0 (register 0x1a), LASER\_CTRL1 (register 0x1f), LSRPWR\_CFG0 (register 0x1c) and LSRPWR\_CFG1 (register 0x1d) must be programmed to appropriate values. The ADNS-7530 integrated molded lead-frame DIP sensor which comprised of the sensor and VCSEL; is designed to maintain the output beam power within Class 1 requirements over components manufacturing tolerances and the recommended temperature range when adjusted per the procedure below and implemented as shown in the recommended application circuit of Figure 6. For more information, please refer to Eye Safety Application Note 5361.

## LASER Power Adjustment Procedure

- 1. The ambient temperature should be 25C +/- 5C.
- 2. Set V<sub>DD3</sub> to its permanent value.
- 3. Set the Range bits (bit 7 and 6 of register 0x1a) to b'01.
- 4. Set the Range\_C complement bits (bit 7 and 6 of register 0x1f) to b'10.
- 5. Enable the Calibration mode by writing to bits [3,2,1] of register 0x1A so the laser will be driven with 100% duty cycle.
- 6. Set the laser current to the minimum value by writing 0x00 to register 0x1c, and the complementary value 0xFF to register 0x1d.

- 7. Program registers 0x1c and 0x1d with increasing values to achieve an output power of not more than 506uW to meet class 1 Eye Safety over temperature. If this power is obtained, the calibration is complete, skip to step 11.
- If it was not possible to achieve the power target, set the laser current to the minimum value by writing 0x00 to register 0x1c, and the complementary value 0xff to register 0x1d.
- 9. Set the Range and Range\_C bits in registers 0x1a and 0x1f, respectively, to choose to the higher laser current range.
- 10. Program registers 0x1c and 0x1d with increasing values to achieve an output power of not more than 506uW to meet class 1 Eye Safety over temperature.
- 11. Save the value of registers 0x1a, 0x1c, 0x1d, and 0x1f in non-volatile memory in the mouse. These registers must be restored to these values every time the ADNS-7530 is reset.
- 12. Reset the mouse, reload the register values from non-volatile memory, enable Calibration mode, and measure the laser power to verify that the calibration is correct.

Good engineering practices such as regular power meter calibration, random quality assurance retest of calibrated mice, etc. should be used to guarantee performance, reliability and safety for the product design.

## **LASER Output Power**

The laser beam output power as measured at the navigation surface plane is specified below. The following conditions apply:

- 1. The system is adjusted according to the above procedure.
- 2. The system is operated within the recommended operating temperature range.
- 3. The  $V_{DD3}$  value is no greater than 300mV above its value at the time of adjustment.
- 4. No allowance for optical power meter accuracy is assumed.

#### **LASER Output Power**


| Parameter          | Symbol | Minimum | Maximum | Units | Notes  |
|--------------------|--------|---------|---------|-------|--|
| Laser output power | LOP    |         | 716     | uW    | Class 1 limit with recommended VCSEL and lens. |

### **Disabling the LASER**

LASER\_NEN is connected to the gate of a P-channel MOSFET transistor which when ON connects V<sub>DD3</sub> to the LASER. In normal operation, LASER\_NEN is low. In the case of a fault condition (ground or VDD3 at XYLASER), LASER\_NEN goes high to turn the transistor off and disconnect V<sub>DD3</sub> from the LASER.

## **Single Fault Detection**

ADNS-7530 is able to detect a short circuit or fault condition at the XYLASER pin, which could lead to excessive laser power output. A path to ground on this pin will trigger the fault detection circuit, which will turn off the laser drive current source and set the LASER\_NEN output high. When used in combination with external components as shown in the block diagram below, the system will prevent excess laser power for a resistive path to ground at XYLASER by shutting off the laser. In addition to the ground path fault detection described above, the fault detection circuit is continuously checking for proper operation by internally generating a path to ground with the laser turned off via LASER\_NEN. If the XYLASER pin is shorted to V<sub>DD3</sub>/RefA, this test will fail and will be reported as a fault.



#### Figure 8. Single Fault Detection and Eye-safety Feature Block Diagram

#### **Absolute Maximum Ratings**

| Parameter                  | Symbol              | Min     |     | Мах                    |     | Units | Notes   |
|----------------------------|---------------------|---------|-----|------------------------|-----|-------|---|
| Storage Temperature        | Ts                  | -40     |     | 85                     |     | °C    |   |
| Lead Soldering Temperature | T <sub>Solder</sub> |         |     | 260                    |     | ٥C    | For 10 seconds, 1.8mm<br>below seating plane. See<br>soldering reflow profile ir<br>Figure 10 |
| Supply Voltage             | V <sub>DD3</sub>    | -0.5    |     | 3.7                    |     | V     |   |
|                            | V <sub>DDIO</sub>   | -0.5    |     | 3.7                    |     | V     |   |
| ESD (Human-body model)     | V <sub>ESD</sub>    |         |     | 2                      |     | kV    | All pins  |
| Input Voltage              | V <sub>IN</sub>     | -0.5    |     | V <sub>DDIO</sub> +0.5 |     |       |   |
| Latchup Current            | IOUT                |         |     | 20                     |     | mA    | All pins  |
| VCSEL Die Source Marking   |                     | V = A,V |     | V = C                  |     |       |   |
| Parameter (For VCSEL only) | Symbol              | Min     | Мах | Min                    | Мах | Units | Notes   |
| DC Forward current         | IF                  |         | 12  |                        | 7.0 | mA    |   |
| Peak Pulsing current       | lp                  |         | 19  |                        | 9   | mA    | Duration = 100ms, 10%<br>duty cycle   |
| Power Dissipation          | Р                   |         | 24  |                        | 24  | mW    |   |
| Reverse voltage            | V <sub>R</sub>      |         | 5   |                        | 8   | V     | $I = 10 \mu A$  |
| Laser Junction Temperature | Тj                  |         | 150 |                        | 170 | °C    |   |

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are the stress ratings only and functional operation of the device at these or any other condition beyond those indicated for extended period of time may affect device reliability.

2. The maximum ratings do not reflect eye-safe operation. Eye safe operating conditions are listed in the power adjustment procedure section.

3. The inherent design of this component causes it to be sensitive to electrostatic discharge. The ESD threshold is listed above. To prevent ESDinduced damage, take adequate ESD precautions when handling this product

## **Recommended Operating Conditions**

| Parameter                                     | Symbol            | Minimum | Typical | Maximum | Units            | Notes   |
|---|-------------------|---------|---------|---------|------------------|---|
| Operating Temperature                         | T <sub>A</sub>    | 0       |         | 40      | °C               |   |
| Power supply voltage                          | V <sub>DD3</sub>  | 2.7     | 2.8     | 3.6     | Volts            | Including noise.                                    |
|   | V <sub>DDIO</sub> | 1.65    |         | 3.6     |                  | Including noise.                                    |
| Power supply rise time                        | V <sub>RT3</sub>  | 1       |         | 100     | ms               | 0 to 3.0V   |
| Supply noise (Sinusoidal)                     | V <sub>NA</sub>   |         |         | 100     | mV <sub>p-</sub> | 10kHz-50MHz   |
|   |                   |         |         |         | р                |   |
| Serial Port Clock Frequency                   | f <sub>SCLK</sub> |         |         | 1       | MHz              | Active drive, 50% duty cycle                        |
| Distance from lens reference plane to surface | Z                 | 2.18    | 2.40    | 2.62    | mm               | Results in +/- 0.22 mm minimum DOF.<br>See Figure 9 |
| Speed   | S                 |         |         | 30      | in/              |   |
|   |                   |         |         |         | sec              |   |
| Acceleration                                  | А                 |         |         | 8       | g                |   |
| Load Capacitance                              | Cout              |         |         | 100     | рF               | MOTION, MISO  |

| VCSEL Die Source Marking              |                 |     | V = A, V |     | V = C | V = C |     |           |  |
|---------------------------------------|-----------------|-----|----------|-----|-------|-------|-----|-----------|--|
| Parameter                             | Symbol          | Min | Тур      | Мах | Min   | Тур   | Мах | Units     | Notes  |
| Peak Wavelength                       | λ               | 832 |          | 865 | 832   |       | 865 | nm        |  |
| Maximum Radiant<br>Power              | LOPmax          |     | 4.5      |     |       | 4.0   |     | mW        | Maximum output power under<br>any condition. This is not a rec-<br>ommended operating condition<br>and does not meet eye safety<br>requirements. |
| Wavelength Temperature<br>Coefficient | dλ/dT           |     | 0.065    |     |       | 0.065 |     | nm/<br>⁰C |  |
| Wavelength Current<br>Coefficient     | dλ/dI           |     | 0.21     |     |       | 0.3   |     | nm/<br>mA |  |
| Beam Divergence                       | θFW@1/<br>e^2   |     | 15       |     |       | 16    |     | deg       |  |
| Threshold Current                     | I <sub>th</sub> |     | 4.2      |     |       | 3.0   |     | mA        |  |
| Slope Efficiency                      | SE              |     | 0.4      |     |       | 0.35  |     | W/A       |  |
| Forward Voltage                       | VF              |     | 2.1      | 2.4 |       | 2.1   | 2.4 | V         | At 500uW output power  |

Notes:

1. VCSELs are sorted into bins as specified in the power adjustment procedure. Appropriate binning register data values are used in the application circuit to achieve the target output power. The VCSEL binning is marked on the integrated molded lead-frame DIP sensor package.

2. When driven with current or temperature range greater than specified in the power adjustment procedure section, eye safety limits may be exceeded. The VCSEL should then be treated as a Class IIIb laser and as a potential eye hazard.

3. Over driving beyond LOPmax limit will cause the VCSEL to enter into an unstable region. Any LOP that exceeds this limit should not be taken as a valid reference point in the laser power calibration process.




Figure 9. Distance from lens reference plane to surface, Z




Figure 10. Recommended Soldering Reflow Profile

## **AC Electrical Specifications**

## Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, VDD=2.8V.

| Parameter   | Symbol                               | Minimum | Typical | Maximum             | Units | Notes   |
|---|--------------------------------------|---------|---------|---------------------|-------|---|
| Motion delay<br>after reset                         | t <sub>MOT-RST</sub>                 |         |         | 23                  | ms    | From SW_RESET register write to valid motion, assuming motion is present  |
| Shutdown  | t <sub>STDWN</sub>                   |         |         | 50                  | ms    | From Shutdown mode active to low current  |
| Wake from<br>shutdown                               | twakeup                              | 25      |         |                     | ms    | From Shutdown mode inactive to valid motion.<br>Notes: A RESET must be asserted after a<br>shutdown.<br>Refer to section "Notes on Shutdown and Forced<br>Rest", also note t <sub>MOT-RST</sub> |
| Forced Rest enable                                  | t <sub>REST-EN</sub>                 |         |         | 1                   | S     | From RESTEN bits set to low current   |
| Wake from Forced Rest                               | t <sub>REST-DIS</sub>                |         |         | 1                   | S     | From RESTEN bits cleared to valid motion  |
| MISO rise time                                      | t <sub>r-MISO</sub>                  |         | 150     | 300                 | ns    | $C_L = 100 pF$  |
| MISO fall time                                      | t <sub>f-MISO</sub>                  |         | 150     | 300                 | ns    | $C_L = 100 pF$  |
| MISO delay after SCLK                               | t <sub>DLY-MISO</sub>                |         |         | 120                 | ns    | From SCLK falling edge to MISO data valid, no load conditions   |
| MISO hold time                                      | t <sub>hold-MISO</sub>               | 0.5     |         | 1/f <sub>SCLK</sub> | us    | Data held until next falling SCLK edge  |
| MOSI hold time                                      | t <sub>hold-MOSI</sub>               | 200     |         |                     | ns    | Amount of time data is valid after SCLK rising edge   |
| MOSI setup time                                     | t <sub>setup-</sub><br>MOSI          | 120     |         |                     | ns    | From data valid to SCLK rising edge   |
| SPI time between<br>write commands                  | t <sub>SWW</sub>                     | 30      |         |                     | μs    | From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.  |
| SPI time between<br>write and read<br>commands      | t <sub>SWR</sub>                     | 20      |         |                     | μs    | From rising SCLK for last bit of the first data byte,<br>to rising SCLK for last bit of the second address<br>byte.   |
| SPI time between<br>read and subsequent<br>commands | t <sub>SRW</sub><br>t <sub>SRR</sub> | 500     |         |                     | ns    | From rising SCLK for last bit of the first data byte,<br>to rising SCLK for last bit of the second address<br>byte.   |
| SPI read address-<br>data delay                     | t <sub>SRAD</sub>                    | 4       |         |                     | μs    | From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read.  |
| NCS inactive after<br>motion burst                  | t <sub>BEXIT</sub>                   | 500     |         |                     | ns    | Minimum NCS inactive time after motion burst before next SPI usage  |
| NCS to SCLK active                                  | t <sub>NCS-SCLK</sub>                | 120     |         |                     | ns    | From NCS falling edge to first SCLK rising edge   |
| SCLK to NCS inactive<br>(for read operation)        | t <sub>SCLK-NCS</sub>                | 120     |         |                     | ns    | From last SCLK rising edge to NCS rising edge, for valid MISO data transfer   |
| SCLK to NCS inactive<br>(for write operation)       | t <sub>SCLK-NCS</sub>                | 20      |         |                     | us    | From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer   |
| NCS to MISO high-Z                                  | t <sub>NCS-MISO</sub>                |         |         | 500                 | ns    | From NCS rising edge to MISO high-Z state   |
| MOTION rise time                                    | t <sub>r-MOTION</sub>                |         | 150     | 300                 | ns    | $C_{L} = 100 pF$  |
| MOTION fall time                                    | t <sub>f-MOTION</sub>                |         | 150     | 300                 | ns    | $C_L = 100 pF$  |
| Transient Supply<br>Current                         | I <sub>DDT</sub>                     |         |         | 45                  | mA    | Max supply current during a $V_{DD}$ ramp from 0 to 2.8V  |

## **DC Electrical Specifications**

| Parameter                             | Symbol   | Minimum               | Typical                      | Maximum                      | Units | Notes   |
|---------------------------------------|--|-----------------------|------------------------------|------------------------------|-------|---|
| DC Supply Current<br>in various modes | I <sub>DD_RUN</sub><br>I <sub>DD_REST1</sub><br>I <sub>DD_REST2</sub><br>I <sub>DD_REST3</sub> |                       | 2.50<br>0.35<br>0.09<br>0.05 | 3.3<br>0.55<br>0.14<br>0.085 | mA    | Average current, including LASER<br>current.<br>No load on MISO, MOTION.              |
| Peak Supply Current                   |  |                       |                              | 40                           | mA    |   |
| Shutdown Supply<br>Current            | IDDSTDWN   |                       | 45                           | 60                           | μΑ    | NCS, SCLK, MOSI = V <sub>DDIO</sub><br>MISO, MOTION = Hi-Z                            |
| Input Low Voltage                     | V <sub>IL</sub>  |                       |                              | 0.2*V <sub>DDIO</sub>        | V     | SCLK, MOSI, NCS   |
| Input High Voltage                    | VIH  | 0.8*V <sub>DDIO</sub> |                              |                              | V     | SCLK, MOSI, NCS   |
| Input Hysteresis                      | V <sub>I_HYS</sub>   |                       | 100                          |                              | mV    | SCLK, MOSI, NCS   |
| Input Leakage Current                 | l <sub>leak</sub>  |                       | ±1                           | ±10                          | μΑ    | Vin = 0.7*V <sub>DDIO</sub> , SCLK, MOSI, NCS   |
| XY_LASER Current                      | I <sub>LAS</sub>   |                       | 0.8                          |                              | mA    | V <sub>XY_LASER</sub> >=0.3V<br>LSRPWR_CFG0 = 0xFF<br>LSRPWR_CFG 1 = 0x00<br>Run Mode |
| Laser Current<br>(fault mode)         | I <sub>LAS_FAULT</sub>   |                       |                              | 300                          | uA    | XY_LASER R <sub>leakage</sub> < 75kOhms to<br>Gnd                                     |
| Output Low Voltage,<br>MISO, MOTION   | V <sub>OL</sub>  |                       |                              | 0.2*V <sub>DDIO</sub>        | V     | lout=1mA, MISO, MOTION  |
| Output High Voltage,<br>MISO, MOTION  | V <sub>OH</sub>  | 0.8*V <sub>DDIO</sub> |                              |                              | V     | lout=-1mA, MISO, MOTION   |
| Output Low Voltage,<br>LASER_NEN      | V <sub>OL</sub>  |                       |                              | 0.2*VDD3                     | V     | lout= 1mA, LASER_NEN  |
| Output High Voltage,<br>LASER_NEN     | V <sub>OH</sub>  | 0.8*VDD3              |                              |                              | V     | lout= -0.5mA, LASER_NEN   |
| Input Capacitance                     | Cin  |                       |                              | 10                           | рF    | MOSI, NCS, SCLK   |

## Electrical Characteristics over recommended operating conditions. (Typical values at 25 °C, V<sub>DD</sub>=2.8V, V<sub>DDIO</sub>= 2.8V)




Figure 11. Mean Resolution vs. Z at 800cpi




Figure 12. Average Error vs. Distance at 800cpi (mm)

## **VCSEL's Typical Characteristics**




Figure 13. Forward Voltage vs. Forward Current for VCSEL

## **Motion Pin Timing**

The motion pin is a level-sensitive output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is data in the Delta\_X or Delta\_Y registers. Clearing the motion bit (by reading Delta\_X and Delta\_Y, or writing to the Motion register) will put the motion pin high.

## **LASER Mode**

For power savings, the VCSEL will not be continuously on. ADNS-7530 will flash the VCSEL only when needed.

## **Synchronous Serial Port**

The synchronous serial port is used to set and read parameters in the ADNS-7530, and to read out the motion information. The port is a four-wire port. The host micro-controller always initiates communication; the ADNS-7530 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port:

- SCLK: Clock input. It is always generated by the master (the micro-controller).
- MOSI: Input data. (Master Out/Slave In)
- MISO: Output data. (Master In/Slave Out)
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.





Figure 14. Junction Temperature Rise vs. Forward Current for VCSEL

## **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

## Write Operation

Write operation, defined as data going from the micro-controller to the ADNS-7530, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-7530 reads MOSI on rising edges of SCLK.



MOSI Driven by Micro-Controller








Figure 16. MOSI Setup and Hold Time

#### **Read Operation**

A read operation, defined as data going from the ADNS-7530 to the micro-controller, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-7530 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.





#### Figure 18. MISO Delay and Hold Time

#### Note:

The 0.5/fSCLK minimums high state of SCLK is also the minimum MISO data hold time of the ADNS-7530. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-7530 will hold the state of data on MISO until the falling edge of SCLK.

## **Required timing between Read and Write Commands**

There are minimum timing requirements between read and write commands on the serial port.






Figure 19. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay (tSWW), then the first write command may not complete correctly.



#### Figure 20. Timing between write and read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay (tSWR), the write command may not complete correctly.




#### Figure 21. Timing between read and either write or subsequent read commands

During a read operation SCLK should be delayed at least tSRAD after the last address data bit to ensure that the ADNS-7530 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least tSRR or tSRW after the last SCLK rising edge of the last data bit of the previous read operation.

## **Burst Mode Operation**

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by reading the Motion\_Burst register. The ADNS-7530 will respond with the contents of the Motion, Delta\_X\_L, Delta\_Y\_L, Delta\_XY\_H, SQUAL, Shutter\_Upper, Shutter\_Lower and Maximum\_Pixel registers in that order. The burst transaction can be terminated anywhere in the sequence after the Delta\_X value by bringing the NCS pin high. After sending the register address, the micro-controller must wait t<sub>SRAD</sub> and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least t<sub>BEXIT</sub> to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.





## **Notes on Power-up**

The ADNS-7530 does not perform an internal power up self-reset; the POWER\_UP\_RESET register must be written every time power is applied. The appropriate sequence is as follows:

- i. Apply power to VDD3 and VDDIO in any order, with the delay of no more than 100ms in between each supply. Ensure all supplies are stable.
- ii. Drive NCS high, then low to reset the SPI port.
- iii. Write 0x5a to register 0x3a.
- iv. Wait for at least one frame.
- v. Clear observation register.
- vi. Wait at least one frame and check observation register, all bits 0-3 must be set.
- vii. Read from registers 0x02, 0x03, 0x04 and 0x05 (or read these same 4 bytes from burst motion register 0x42) one time regardless of the motion pin state.
- viii. Write 0x27 to register 0x3C
- ix. Write 0x0a to register 0x22
- x. Write 0x01 to register 0x21
- xi. Write 0x32 to register 0x3C
- xii. Write 0x20 to register 0x23
- xiii. Write 0x05 to register 0x3C
- xiv. Write 0xB9 to register 0x37

During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset.

#### **State of Signal Pins After VDD is Valid**

|           | On         | Before    | _          |                   |
|-----------|------------|-----------|------------|-------------------|
| Pin       | Power-Up   | NCS High  | NCS Low    | After Reset       |
| NCS       | Functional | Hi        | Low        | Functional        |
| MISO      | Undefined  | Undefined | Functional | Depends<br>on NCS |
| SCLK      | Ignored    | Ignored   | Functional | Depends<br>on NCS |
| MOSI      | Ignored    | Ignored   | Functional | Depends<br>on NCS |
| MOTION    | Undefined  | Undefined | Undefined  | Functional        |
| LASER_NEN | Undefined  | Undefined | Undefined  | Functional        |

## Notes on Shutdown

The ADNS-7530 can be set in Shutdown mode by writing 0xe7 to register 0x3b. The SPI port should not be accessed when Shutdown mode is asserted, except the power-up command (writing 0x5a to register 0x3a). (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during shutdown. To deassert Shutdown mode:

- i. Write 0x5a to register 0x3a
- ii. Wait for at least one frame.
- iii. Clear observation register.
- iv. Wait at least one frame.
- v. Check observation register, all bits 0-3 must be set to 1.
- vi. Write 0x27 to register 0x3C
- vii. Write 0x0a to register 0x22
- viii. Write 0x01 to register 0x21
- ix. Write 0x32 to register 0x3C
- x. Write 0x20 to register 0x23
- xi. Write 0x05 to register 0x3C
- xii. Write 0xB9 to register 0x37
- xiii. Any register settings must then be reloaded.

| Pin       | Status when Shutdown Mode        |
|-----------|----------------------------------|
| NCS       | Functional <sup>[1]</sup>        |
| MISO      | Undefined <sup>[2]</sup>         |
| SCLK      | Ignore if NCS = 1 <sup>[3]</sup> |
| MOSI      | Ignore if NCS = 1 <sup>[4]</sup> |
| XYLASER   | High(off)                        |
| LASER_NEN | High(off)                        |
| MOTION    | Undefined <sup>[2]</sup>         |
|           |                                  |

Notes:

- 1. NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It is recommended to hold to 1 (high) during Power Down unless powering up the Sensor. It must be held to 0 (low) if the sensor is to be re-powered up from shutdown (writing 0x5a to register 0x3a).
- 2. Depend on last state
- 3. SCLK is ignore if NCS is 1 (high). It is functional if NCS is 0 (low).
- MOSI is ignore if NCS is 1 (high). If NCS is 0 (low), any command present on the MOSI pin will be ignored except power-up command (writing 0x5a to register 0x3a). Note:

There are long wakeup times from shutdown and forced Rest. These features should not be used for power management during normal mouse motion.

## Registers

The ADNS-7530 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

| Address   | Register            | Read/Write | Default Value |
|-----------|---------------------|------------|---------------|
| 0x00      | Product_ID          | R          | 0x31          |
| 0x01      | Revision_ID         | R          | 0x03          |
| 0x02      | Motion              | R/W        | 0x00          |
| 0x03      | Delta_X_L           | R          | 0x00          |
| 0x04      | Delta_Y_L           | R          | 0x00          |
| 0x05      | Delta_XY_H          | R          | 0x00          |
| 0x06      | SQUAL               | R          | 0x00          |
| 0x07      | Shutter_Upper       | R          | 0x00          |
| 0x08      | Shutter_Lower       | R          | 0x64          |
| 0x09      | Maximum_Pixel       | R          | 0xd0          |
| 0x0a      | Pixel_Sum           | R          | 0x80          |
| 0x0b      | Minimum_Pixel       | R          | 0x00          |
| 0x0c      | CRC0                | R          | 0x00          |
| 0x0d      | CRC1                | R          | 0x00          |
| 0x0e      | CRC2                | R          | 0x00          |
| 0x0f      | CRC3                | R          | 0x00          |
| 0x10      | Self_Test           | W          | NA            |
| 0x11      | Reserved            |            |               |
| 0x12      | Configuration2_Bits | R/W        | 0x26          |
| Dx13      | Run_Downshift       | R/W        | 0x04          |
| 0x14      | Rest1_Rate          | R/W        | 0x01          |
| 0x15      |                     | R/W        | 0x1f          |
| 0x16      |                     | R/W        | 0x09          |
| 0x17      | Rest2_Downshift     | R/W        | 0x2f          |
| 0x18      |                     | R/W        | 0x31          |
| 0x19      | Reserved            |            |               |
| 0x1a      | LASER_CTRL0         | R/W        | 0x00          |
| 0x1b      | Reserved            | ·          |               |
| 0x1c      | LSRPWR_CFG0         | R/W        | 0x00          |
| 0x1d      | LSRPWR_CFG1         | R/W        | 0x00          |
| Dx1e      | Reserved            |            |               |
| 0x1f      | LASER_CTRL1         | R/W        | 0x00          |
| 0x20-2d   | Reserved            |            |               |
| 0x2e      | Observation         | R/W        | 0x00          |
| 0x2f-0x34 | Reserved            |            |               |
| 0x35      | Pixel_Grab          | R/W        | 0x00          |
| 0x36      | H_RESOLUTION        | R/W        | 0x04          |
| 0x37-0x39 | Reserved            | •          |               |
| 0x3a      | POWER_UP_RESET      | W          | NA            |
| 0x3b      | Shutdown            | W          | NA            |
| 0x3c      | Reserved            |            |               |
| 0x3d      | Shut_thr            | R/W        | 0x56          |
| 0x3e      | Inverse_Revision_ID | R          | 0xfc          |
| 0x3f      | Inverse_Product_ID  | R          | 0xce          |
|           |                     |            |               |

## Product\_ID Address: 0x00

Access: Read Reset Value: 0x31

| Bit   | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|-------|------|------|------|------|------|------|------|------|
| Field | PID7 | PID6 | PID5 | PID4 | PID3 | PID2 | PID1 | PID0 |

Data Type: 8-Bit unsigned integer

USAGE: This register contains a unique identification assigned to the ADNS-7530. The value in this register does not change; it can be used to verify that the serial communications link is functional.

| Revision_I | D A | Address: | 0x01 |
|------------|-----|----------|------|
|------------|-----|----------|------|

Access: Read Reset Value: 0x03

| Bit   | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|-------|------|------|------|------|------|------|------|------|
| Field | RID7 | RID6 | RID5 | RID4 | RID3 | RID2 | RID1 | RID0 |

Data Type: 8-Bit unsigned integer

USAGE: This register contains the IC revision. It is subject to change when new IC versions are released.

Access: Read/Write Reset Value: 0x00

| Bit   | 7   | 6      | 5        | 4   | 3        | 2     | 1        | 0        |
|-------|-----|--------|----------|-----|----------|-------|----------|----------|
| Field | MOT | PIXRDY | PIXFIRST | OVF | LP_VALID | FAULT | Reserved | Reserved |

Data Type: Bit field.

USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers 0x03 and 0x04 to get the accumulated motion. Read this register before reading the Delta\_X\_L, Delta\_Y\_L and Delta\_XY\_H registers.

Writing anything to this register clears the MOT and OVF bits, Delta\_X\_L, Delta\_Y\_L and Delta\_XY\_H registers. The written data byte is not saved.

If one of the 12 bits motion registers overflows, then absolute path data is lost and the OVF bit is set. Once OVF bit set, Sensor will stop accumulating motion data. Motion registers and OVF bit will be clear after data been read out.

The PIXRDY bit will be set whenever a valid pixel data byte is available in the Pixel\_Grab register. Check that this bit is set before reading from Pixel\_Grab. To ensure that the Pixel\_Grab pointer has been reset to pixel 0,0 on the initial write to Pixel\_Grab, check to see if PIXFIRST is set to high.

| Field Name | Description  |
|------------|--|
| MOT        | Motion since last report<br>0 = No motion<br>1 = Motion occurred, data ready for reading in Delta_X_L, Delta_Y_L and<br>Delta_XY_H registers   |
| PIXRDY     | Pixel_Grab data byte is available in Pixel_Grab register<br>0 = data not available<br>1 = data available   |
| PIXFIRST   | This bit is set when the Pixel_Grab register is written to or when a complete<br>pixel array has been read, initiating an increment to pixel 0,0.<br>0 = Pixel_Grab data not from pixel 0,0<br>1 = Pixel_Grab data is from pixel 0,0 |
| OVF        | Motion overflow, $\Delta Y$ and/or $\Delta X$ buffer has overflowed since last report $0 = no$ overflow $1 = Overflow$ has occurred  |
| LP_VALID   | Laser Power Settings<br>0 = register 0x1a and register 0x1f or register 0x1c and register 0x1d do not<br>have complementary values<br>1 = laser power is valid   |
| FAULT      | Indicates that –VCSEL is shorted to GND or V <sub>DD</sub><br>0 = no fault detected<br>1 = fault detected.   |

Note: Avago recommends that registers 0x02, 0x03, 0x04and 0x05 be read sequentially.

#### Delta X L Address: 0x03

Access: Read Reset Value: 0x00

| Bit   | 7              | 6              | 5              | 4  | 3              | 2              | 1              | 0              |
|-------|----------------|----------------|----------------|----|----------------|----------------|----------------|----------------|
| Field | X <sub>7</sub> | X <sub>6</sub> | X <sub>5</sub> | X4 | X <sub>3</sub> | X <sub>2</sub> | X <sub>1</sub> | X <sub>0</sub> |

Data Type: Eight bit 2's complement number.

USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.



Note: Avago recommends that registers 0x02, 0x03, 0x04 and 0x05 be read sequentially.

#### Delta\_Y\_L Address: 0x04

Access: Read Reset Value: 0x00

| Bit   | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Field | Y <sub>7</sub> | Y <sub>6</sub> | Y <sub>5</sub> | Y <sub>4</sub> | Y <sub>3</sub> | Y <sub>2</sub> | Y <sub>1</sub> | Y <sub>0</sub> |

Data Type: Eight bit 2's complement number.

USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.



Note: Avago recommends that registers 0x02, 0x03, 0x04 and 0x05 be read sequentially.

## Delta\_XY\_H Address: 0x05

Access: Read Reset Value: 0x00

| Bit   | 7               | 6               | 5  | 4              | 3               | 2               | 1  | 0              |
|-------|-----------------|-----------------|----|----------------|-----------------|-----------------|----|----------------|
| Field | X <sub>11</sub> | X <sub>10</sub> | X9 | X <sub>8</sub> | Y <sub>11</sub> | Y <sub>10</sub> | Y9 | Y <sub>8</sub> |

Data Type: 2's complement number, upper 4 bits of Delta\_X and Delta\_Y.

USAGE: Delta\_XY\_H must be read after Delta\_X\_L and Delta\_Y\_L to have the full motion data. Reading clears the register.

Note: Avago recommends that registers 0x02, 0x03, 0x04 and 0x05 be read sequentially.

#### SQUAL Address: 0x06

Access: Read Reset Value: 0x00

| Bit   | 7               | 6               | 5      | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | SQ <sub>7</sub> | SQ <sub>6</sub> | $SQ_5$ | SQ <sub>4</sub> | SQ <sub>3</sub> | SQ <sub>2</sub> | SQ <sub>1</sub> | SQ <sub>0</sub> |

Data Type: Upper 8 bits of a 9-bit unsigned integer.

USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame. The maximum SQUAL register value is 242. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 800 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor. SQUAL is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal Z-height).




Figure 23. SQUAL Values at 800cpi (White Paper)




Fig ure 24. Mean SQUAL vs. Z (White Paper)

## Shutter\_Upper Address: 0x07

Access: Read Reset Value: 0x00

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1              | 0              |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
| Field | S <sub>15</sub> | S <sub>14</sub> | S <sub>13</sub> | S <sub>12</sub> | S <sub>11</sub> | S <sub>10</sub> | S <sub>9</sub> | S <sub>8</sub> |

#### Shutter\_Lower Address: 0x08

Access: Read Reset Value: 0x64

| Bit   | 7              | 6              | 5     | 4              | 3              | 2              | 1              | 0              |
|-------|----------------|----------------|-------|----------------|----------------|----------------|----------------|----------------|
| Field | S <sub>7</sub> | S <sub>6</sub> | $S_5$ | S <sub>4</sub> | S <sub>3</sub> | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> |

Data Type: Sixteen bit unsigned integer.

USAGE: Units are clock cycles. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.




Figure 25. Shutter Values at 800cpi (White Paper)




Figure 26. Mean Shutter vs. Z (White Paper)

## Maximum\_Pixel

Access: Read

Reset Value: 0xd0

Address: 0x09

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | MP <sub>7</sub> | MP <sub>6</sub> | MP <sub>5</sub> | MP <sub>4</sub> | MP <sub>3</sub> | MP <sub>2</sub> | MP <sub>1</sub> | MP <sub>0</sub> |

Data Type: Eight-bit number.

USAGE: Maximum Pixel value in current frame. Minimum value = 0, maximum value = 254. The maximum pixel value can vary with every frame.

| Pixel_Sum | Address: 0x0a |
|-----------|---------------|
|           |               |

Access: Read

Reset Value: 0x80

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | AP <sub>7</sub> | AP <sub>6</sub> | AP <sub>5</sub> | AP <sub>4</sub> | AP <sub>3</sub> | AP <sub>2</sub> | AP <sub>1</sub> | AP <sub>0</sub> |

Data Type: High 8 bits of an unsigned 18-bit integer.

USAGE: This register is used to find the average pixel value. It reports the upper eight bits of a 18-bit counter, which sums all pixels in the current frame. It may be described as the full sum divided by 1024. To find the average pixel value, use the following formula:

Average Pixel = Register Value \* 1024/676 = Register Value \* 1.515

The maximum register value is 167. The minimum is 0. The pixel sum value can change on every frame.

| N                              | linimum_Pi | ixel            | Address: 0x0k   | )               |                 |                 |                 |                 |                 |
|--------------------------------|------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Access: Read Reset Value: 0x00 |            |                 |                 |                 |                 |                 |                 |                 |                 |
|                                | Bit        | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|                                | Field      | MP <sub>7</sub> | MP <sub>6</sub> | MP <sub>5</sub> | MP <sub>4</sub> | MP <sub>3</sub> | MP <sub>2</sub> | MP <sub>1</sub> | MP <sub>0</sub> |

Data Type : Eight-bit number.

USAGE : Minimum Pixel value in current frame. Minimum value = 0, maximum value = 254. The minimum pixel value can vary with every frame.

## CRCO Address: 0x0c

Access: Read Reset Value: 0x00

| Bit   | 7     | 6                 | 5                 | 4                 | 3                 | 2                 | 1     | 0                 |
|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|-------------------|
| Field | CRC07 | CRC0 <sub>6</sub> | CRC0 <sub>5</sub> | CRC0 <sub>4</sub> | CRC0 <sub>3</sub> | CRC0 <sub>2</sub> | CRC01 | CRC0 <sub>0</sub> |

Data Type : Eight-bit number

USAGE : Register 0x0c reports the first byte of the system self test results. Value = 0x18.

## CRC1 Address: 0x0d

Access: Read Reset Value: 0x00

| Bit   | 7     | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0     |
|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
| Field | CRC17 | CRC1 <sub>6</sub> | CRC1 <sub>5</sub> | CRC1 <sub>4</sub> | CRC1 <sub>3</sub> | CRC1 <sub>2</sub> | CRC1 <sub>1</sub> | CRC10 |

Data Type : Eight bit number

USAGE : Register 0x0d reports the second byte of the system self test results. Value = 0x44.

| CRC2         | CRC2 Address: 0x0e |                   |                   |                   |                   |                   |                   |       |  |  |  |
|--------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|--|--|--|
| Access: Read | l Reset Val        | ue: 0x00          |                   |                   |                   |                   |                   |       |  |  |  |
| Bit          | 7                  | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0     |  |  |  |
| Field        | CRC27              | CRC2 <sub>6</sub> | CRC2 <sub>5</sub> | CRC2 <sub>4</sub> | CRC2 <sub>3</sub> | CRC2 <sub>2</sub> | CRC2 <sub>1</sub> | CRC20 |  |  |  |

Data Type : Eight-bit number

USAGE : Register 0x0e reports the third byte of the system self test results. Value = 0x62.

| CRC3        | Address: 0x0f             |
|-------------|---------------------------|
| ccess: Read | s: Read Reset Value: 0x00 |

| Bit   | 7     | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0     |
|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
| Field | CRC37 | CRC3 <sub>6</sub> | CRC3 <sub>5</sub> | CRC3 <sub>4</sub> | CRC3 <sub>3</sub> | CRC3 <sub>2</sub> | CRC3 <sub>1</sub> | CRC30 |

Data Type : Eight-bit number

USAGE : Register 0x0f reports the fourth byte of the system self test results. Value =0x47.

## Self\_Test Address: 0x10

Access: Write

Reset Value: NA

| Bit   | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0      |
|-------|----------|----------|----------|----------|----------|----------|----------|--------|
| Field | Reserved | TESTEN |

Data Type: Bit field

USAGE : Before performing system self test, reset the chip. Then, set the TESTEN bit in register 0x10 to start the system self test. The test takes 250ms. During this time, do not write or read through the SPI port. Results are available in the CRC0-3 registers. After self-test, reset the chip again to start normal operation.

| Field Name | Description             |  |
|------------|-------------------------|--|
| TESTEN     | Enable System Self Test |  |
|            | 0 = Disabled            |  |
|            | 1 = Enable              |  |

## Reserved

Address: 0x11

## Configuration2\_bits Address: 0x12

Access: Read/Write Reset Value: 0x26

| Bit   | 7 | 6                | 5                | 4        | 3     | 2                     | 1                     | 0                     |
|-------|---|------------------|------------------|----------|-------|-----------------------|-----------------------|-----------------------|
| Field | 0 | RES <sub>1</sub> | RES <sub>0</sub> | Reserved | AWAKE | RUN_Rate <sub>2</sub> | RUN_Rate <sub>1</sub> | RUN_Rate <sub>0</sub> |

Data Type: Bit field

USAGE: Register 0x12 allows the user to change the configuration of the sensor. The RES bit allows selection between 400, 800, 1200 and 1600 cpi resolution.

| Field Name    | Description   |
|---------------|---|
| RES[1:0]      | Sets resolution<br>00 = 400<br>01 = 800<br>10 = 1200<br>11 = 1600   |
| AWAKE         | 0 = Normal operation with REST mode enable.<br>1 = Force Awake  |
| RUN_Rate[2:0] | 000 = 2ms<br>001 = 3ms<br>010 = 4ms<br>011 = 5ms<br>100 = 6ms<br>101 = 7ms<br>110 = 8ms<br>Above timing calculated base on 25MHz system clock,<br>they may change after actual measurement. |

### Run\_Downshift

Address: 0x13

Access: Read/Write Reset Value: 0x04

| Bit   | 7   | 6               | 5      | 4               | 3               | 2               | 1               | 0               |
|-------|-----|-----------------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | RD7 | RD <sub>6</sub> | $RD_5$ | RD <sub>4</sub> | RD <sub>3</sub> | RD <sub>2</sub> | RD <sub>1</sub> | RD <sub>0</sub> |

This register set the Run to Rest 1 downshift time.

Run Downshift time = RD[7:0] x 8 x Run\_rate.

Default value: 4 x 8 x 8ms = 256ms

Min:  $2 \times 8 \times 8 ms = 128 ms$ 

Max: 242 x 8 x 8ms = 15,488ms = 15.49s

All the above values are calculated based on 25MHz System clock, which expected to have 20% tolerance.

| Rest1_Rate   |                  | Address: 0x14    | 4                |                  |                  |                  |                  |                  |
|--------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Access: Read | /Write           | Reset Value: 0   | )x01             |                  |                  |                  |                  |                  |
| Bit          | 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
| Field        | R1R <sub>7</sub> | R1R <sub>6</sub> | R1R <sub>5</sub> | R1R <sub>4</sub> | R1R <sub>3</sub> | R1R <sub>2</sub> | R1R <sub>1</sub> | R1R <sub>0</sub> |

This register set the Rest 1 frame rate.

Rest1 frame rate =  $(R1R[7:0] + 1) \times 10ms$ .

Default value: 2 x 10ms = 20ms

Min: 2 x 10ms = 20ms

Max: 241 x 10ms = 2,410ms = 2.41s

All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.

| Rest1_Downshift    | Address: 0x15     |  |  |
|--------------------|-------------------|--|--|
| Access: Read/Write | Reset Value: 0x1f |  |  |
|                    |                   |  |  |

| Bit   | 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
|-------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Field | R1D <sub>7</sub> | R1D <sub>6</sub> | R1D <sub>5</sub> | R1D <sub>4</sub> | R1D <sub>3</sub> | R1D <sub>2</sub> | R1D <sub>1</sub> | R1D <sub>0</sub> |

This register set the Rest 1 to Rest 2 downshift time.

Rest1 Downshift time =  $R1D[7:0] \times 16 \times Rest1_Rate$ .

Default value: 31 x 16 x 20ms (Rest1\_Rate default) = 9,920ms = 9.92s

Min: 1 x 16 x 20ms (Rest1\_Rate min) = 320ms

Max: 242 x 16 x 2.56s (Rest1\_Rate max) = 9,912s = 165min = 2.75hr

All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.

## Rest2\_Rate

Address: 0x16

Access: Read / Write Reset Value: 0x09

| Bit   | 7    | 6                | 5                | 4    | 3                | 2                | 1                | 0    |
|-------|------|------------------|------------------|------|------------------|------------------|------------------|------|
| Field | R2R7 | R2R <sub>6</sub> | R2R <sub>5</sub> | R2R4 | R2R <sub>3</sub> | R2R <sub>2</sub> | R2R <sub>1</sub> | R2R0 |

This register set the Rest 2 frame rate.

Rest2 frame rate =  $(R2R[7:0] + 1) \times 10ms$ .

Default value: 10 x 10ms = 100ms

Min: 2 x 10ms = 20ms

Max: 241 x 10ms = 2,410ms = 2.41s

All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.

## Rest2\_Downshift

#### Address: 0x17

Access: Read / Write Reset Value: 0x2f

| Bit   | 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
|-------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Field | R2D <sub>7</sub> | R2D <sub>6</sub> | R2D <sub>5</sub> | R2D <sub>4</sub> | R2D <sub>3</sub> | R2D <sub>2</sub> | R2D <sub>1</sub> | R2D <sub>0</sub> |

This register set the Rest 2 to Rest 3 downshift time.

Rest2 Downshift time = R2D[7:0] x 128 x Rest2\_Rate.

Default value: 47 x 128 x 100ms (Rest2\_Rate default) = 601.6s = 10min

Min: 1 x 128 x 20ms (Rest2\_Rate min) = 2560ms = 2.56s

Max: 242 x 128 x 2.56s (Resr2\_Rate max) = 79,298s = 1,321min = 22hrs

All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.

## Rest3\_Rate

Address: 0x18

Access: Read / Write Reset Value: 0x31

| Bit   | 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
|-------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Field | R3R <sub>7</sub> | R3R <sub>6</sub> | R3R <sub>5</sub> | R3R <sub>4</sub> | R3R <sub>3</sub> | R3R <sub>2</sub> | R3R <sub>1</sub> | R3R <sub>0</sub> |

This register set the Rest 3 frame rate.

Rest3 frame rate =  $(R3R[7:0] + 1) \times 10ms$ .

Default value: 50 x 10ms = 500ms

Min: 2 x 10ms = 20ms

Max: 241 x 10ms = 2,410ms = 2.41s

All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.

Reserved Address: 0x19

## LASER\_CTRL0

Address: 0x1a

Access: Read/Write

Reset Value: 0x00

| Bit   | 7      | 6      | 5        | 4        | 3    | 2    | 1    | 0                 |
|-------|--------|--------|----------|----------|------|------|------|-------------------|
| Field | Range1 | Range0 | Reserved | Reserved | CAL2 | CAL1 | CAL0 | Force_<br>Disable |

Data Type : Bit field

USAGE : This register is used to control the laser drive. Bits 7 and 6 require complement values in register 0x1F. If the registers do not contain complementary values for these bits, the laser is turned off and the LP\_VALID bit in the MOTION register is set to 0. The registers may be written in any order after the power ON reset.

| Field Name    | Description   |  |  |  |  |  |  |
|---------------|---|--|--|--|--|--|--|
| Range         | R <sub>BIN</sub> Settings<br>00= Laser current range from approximately 0.9mA to 3mA<br>01= Laser current range from approximately 2mA to 5mA<br>11 = Laser current range from approximately 4mA to 10mA<br>10 = Invalid setting, LPVALID will be set and laser will off.                       |  |  |  |  |  |  |
| CAL2-0        | Laser calibration mode<br>Write 101b to bits [3, 2, 1] to set the laser to continuous ON (CW) mode.<br>Write 000b to exit laser calibration mode, all other values are not recommended<br>Reading the Motion register (0x02 or 0x42) will reset the value to 000b and exit<br>calibration mode. |  |  |  |  |  |  |
| Force_Disable | LASER force disabled<br>0 = LASER_NEN functions as normal<br>1 = LASER_NEN output is high.  |  |  |  |  |  |  |

Reserved

Address: 0x1b

## LSRPWR\_CFG0

#### Address: 0x1c

Access: Read/Write Reset Value: 0x00

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | LP <sub>7</sub> | LP <sub>6</sub> | LP <sub>5</sub> | LP <sub>4</sub> | LP <sub>3</sub> | LP <sub>2</sub> | LP <sub>1</sub> | LP <sub>0</sub> |

Data Type: 8 Bit unsigned

USAGE: This register is used to set the laser current. It is to be used together with register 0x1D, where register 0x1D contains the complement of register 0x1C. If the registers do not contain complementary values, the laser is turned off and the LP\_VALID bit in the MOTION register is set to 0. The registers may be written in any order after the power ON reset.

| Field Name | Description  |
|------------|--|
| LP7 – LP0  | Controls the 8-bit DAC for adjusting laser current.                            |
|            | One step is equivalent to (1/384)*100% = 0.26% drop of relative laser current. |
|            | Refer to the table below for examples of relative laser current settings.      |

| 00000 0 0 33.59%   00000 0 0 1 33.85%   00000 0 1 0 34.11%   : : : : : : : |  |
|--|--|
| 00000 0 1 0 34.11%   : : : : : : :   |  |
| :: : : : ::  |  |
|  |  |
| 11111 1 0 1 00.40%   |  |
| 11111 1 0 1 99.48%   |  |
| 11111 1 1 0 99.74%   |  |
| 11111 1 1 100%   |  |

## LSRPWR\_CFG1

## Address: 0x1d

Access: Read/Write

Reset Value: 0x00

| Bit   | 7    | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
|-------|------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Field | LPC7 | LPC <sub>6</sub> | LPC <sub>5</sub> | LPC <sub>4</sub> | LPC <sub>3</sub> | LPC <sub>2</sub> | LPC <sub>1</sub> | LPC <sub>0</sub> |

Data Type: 8 Bit unsigned

USAGE: The value in this register must be a complement of register 0x1C for laser current to be as programmed, otherwise the laser is turned off and the LP\_VALID bit in the MOTION register is set to 0. Registers 0x1C and 0x1D may be written in any order after power ON reset.

Reserved

Address: 0x1e

## LASER\_CTRL1 Address: 0x1f

Access: Read/Write Re

Reset Value: 0x00

| [ | Bit   | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|---|-------|----------|----------|----------|----------|----------|----------|----------|----------|
|   | Field | Range_C1 | Range_C0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

Data Type : 8 Bit unsigned

USAGE: Bits 7 and 6 of this register must be the complement of the corresponding bits in register 0x1A for the VCSEL control to be as programmed, otherwise the laser turned is off and the LP\_VALID bit in the MOTION register is set to 0. Registers 0x1A and 0x1F may be written in any order after power ON reset.

## Reserved

Address: 0x20-0x2d

## **Observation**

Address: 0x2e

Access: Read/Write

| Reset    | Value | 0x00    |
|----------|-------|---------|
| ILC JC L | varac | . 0//00 |

| Bit   | 7                 | 6                 | 5        | 4                | 3    | 2                | 1                | 0                |
|-------|-------------------|-------------------|----------|------------------|------|------------------|------------------|------------------|
| Field | MODE <sub>1</sub> | MODE <sub>0</sub> | Reserved | OBS <sub>4</sub> | OBS3 | OBS <sub>2</sub> | OBS <sub>1</sub> | OBS <sub>0</sub> |

Data Type : Bit field

USAGE: Register 0x2e provides bits that are set every frame. It can be used during EFT/B testing to check that the chip is running correctly. Writing anything to this register will clear the bits. Wait for at least one frame before reading the register.

| Field Name          | Description  |
|---------------------|--|
| MODE <sub>1-0</sub> | Mode Status: Reports which mode the sensor is in.<br>00 = Run<br>01 = Rest 1<br>10 = Rest 2<br>11 = Rest 3 |
| OBS <sub>4-0</sub>  | Set every frame  |

Reserved

Address: 0x2f-0x34, 0x36-0x39


| Pixel_Grab | Address: 0x35 |
|------------|---------------|
|------------|---------------|

Access: Read/Write Reset Value: 0x00

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | PD <sub>7</sub> | PD <sub>6</sub> | PD <sub>5</sub> | PD <sub>4</sub> | PD <sub>3</sub> | PD <sub>2</sub> | PD <sub>1</sub> | PD <sub>0</sub> |

Data Type : Eight-bit word.

USAGE : For test purposes, the sensor will read out the contents of the pixel array, one pixel per frame. To start a pixel grab, write anything to this register to reset the pointer to pixel 0,0. Then read the PIXRDY bit in the Motion register. When the PIXRDY bit is set, there is valid data in this register to read out. After the data in this register is read, the pointer will automatically increment to the next pixel. Reading may continue indefinitely; once a complete frame's worth of pixels has been read, PIXFIRST will be set to high to indicate the start of the first pixel and the address pointer will start at the beginning location again.



**First Pixel** 

Figure 27. Pixel Address Map (sensor looking on the navigation surface through the lens)

## **H\_RESOLUTION**

Address: 0x36

Access: Read/Write

Reset Value: 0x04

| Bit   | 7        | 6        | 5        | 4        | 3      | 2      | 1      | 0 |
|-------|----------|----------|----------|----------|--------|--------|--------|---|
| Field | Reserved | Reserved | Reserved | H_RES_EN | H_RES2 | H_RES1 | H_RES0 | 0 |

Data Type : Bit field

USAGE : This register is used to set the resolution configuration of sensor up to 2000cpi. For resolution setting at 1600cpi and below, configuration via Configuration\_Bits register, 0x12 is still effective when H\_RES\_EN bit is set to zero.

| Field Name | Description   |
|------------|---|
| H_RES_EN   | <b>0</b> = Resolution setting will follow the value as per configuration in Configuration_Bits register, 0x12<br>1 = Enabled high resolution up to 2000cpi. Resolution setting will follow the configuration<br>as per H_RES2-0 bits in this register and setting in register 0x12 will be ignored. |
| H_RES2-0   | Resolution in count per inch (cpi)<br>001 = 400   |
|            | 010 = 800   |
|            | 011 = 1200  |
|            | 100 = 1600  |
|            | 101 = 2000  |
| Bit-0      | Must be zero value  |
|            |   |

Access: Write

Reset Value: NA

| Bit   | 7                | 6                | 5                | 4                | 3       | 2                | 1                | 0                |
|-------|------------------|------------------|------------------|------------------|---------|------------------|------------------|------------------|
| Field | RST <sub>7</sub> | RST <sub>6</sub> | RST <sub>5</sub> | RST <sub>4</sub> | $RST_3$ | RST <sub>2</sub> | RST <sub>1</sub> | RST <sub>0</sub> |

Data Type : 8-bit integer

USAGE: Write 0x5a to this register to reset the chip. All settings will revert to default values. Reset is required after recovering from shutdown mode.

| SHUTDOWN Addr | ess: 0x3b |
|---------------|-----------|
|---------------|-----------|

Access: Write Only Reset Value: NA

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | SD <sub>7</sub> | SD <sub>6</sub> | SD <sub>5</sub> | SD <sub>4</sub> | SD <sub>3</sub> | SD <sub>2</sub> | SD <sub>1</sub> | SD <sub>0</sub> |

Data Type: 8-bit integer

USAGE: Write 0xe7 to set the chip to shutdown mode, use POWER\_UP\_RESET register (address 0x3a) to power up the chip.

Reserved

Address: 0x3c

## Shut\_thr Address: 0x3d

Access: Read and Write Reset Value: 0x56

| Bit   | 7                     | 6                     | 5                     | 4                     | 3                     | 2                     | 1                     | 0        |
|-------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|----------|
| Field | Shut_thr <sub>7</sub> | Shut_thr <sub>6</sub> | Shut_thr <sub>5</sub> | Shut_thr <sub>4</sub> | Shut_thr <sub>3</sub> | Shut_thr <sub>2</sub> | Shut_thr <sub>1</sub> | Reserved |

Data Type: 7-bit number

USAGE: Threshold defines the Shutter value when lifted runaway happens.

Sensor will suspect lifted runaway happens and suppress motion if (Shutter > Shut\_thr[7:1]\*32).

#### Inverse\_Revision\_ID Address: 0x3e

Access: Read

Reset Value: 0xfc

| Bit   | 7                 | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0                 |
|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| Field | NRID <sub>7</sub> | NRID <sub>6</sub> | NRID <sub>5</sub> | NRID <sub>4</sub> | NRID <sub>3</sub> | NRID <sub>2</sub> | NRID <sub>1</sub> | NRID <sub>0</sub> |

Data Type: Inverse 8-Bit unsigned integer

USAGE: This value is the inverse of the Revision\_ID. It can be used to test the SPI port.

## Inverse\_Product\_ID Address: 0x3f

Access: Read

Reset Value: 0xce

| Bit   | 7                 | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0                 |
|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| Field | NPID <sub>7</sub> | NPID <sub>6</sub> | NPID <sub>5</sub> | NPID <sub>4</sub> | NPID <sub>3</sub> | NPID <sub>2</sub> | NPID <sub>1</sub> | NPID <sub>0</sub> |

Data Type: Inverse 8-Bit unsigned integer

USAGE: This value is the inverse of the Product\_ID. It can be used to test the SPI port.

## Motion Burst Address: 0x42

Access: Read

Reset Value: 0x00

| Bit   | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field | MB <sub>7</sub> | MB <sub>6</sub> | MB <sub>5</sub> | MB <sub>4</sub> | MB <sub>3</sub> | MB <sub>2</sub> | MB <sub>1</sub> | MB <sub>0</sub> |

Data Type: Various.

USAGE: Read from this register to activate burst mode. The sensor will return the data in the Motion register, Delta\_X\_L, Delta\_Y\_L, Delta\_XY\_H, Squal, Shutter\_Upper, Shutter\_Lower and Maximum\_Pixel. Reading the first 3 bytes clears the motion data. The read may be terminated anytime after Delta\_X is read.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2010 Avago Technologies. All rights reserved. AV02-0684EN - June 3, 2010

