

Features and Benefits

- Low R_{DS(on)} outputs
- Overcurrent protection (OCP)
- Motor short protection
- Motor lead short to ground protection
- Motor lead short to battery protection
- Low Power Standby mode
- Adjustable PWM current limit
- Synchronous rectification
- Internal undervoltage lockout (UVLO)
- Crossover-current protection

Package: 8-pin SOICN with exposed thermal pad (suffix LJ)



Not to scale

Description


Designed for pulse width modulated (PWM) control of DC motors, the A4950 is capable of peak output currents to ± 3.5 A and operating voltages to 40 V.

Input terminals are provided for use in controlling the speed and direction of a DC motor with externally applied PWM control signals. Internal synchronous rectification control circuitry is provided to lower power dissipation during PWM operation.

Internal circuit protection includes overcurrent protection, motor lead short to ground or supply, thermal shutdown with hysteresis, undervoltage monitoring of $V_{\rm BB}$, and crossover-current protection.

The A4950 is provided in a low-profile 8-pin SOICN package with exposed thermal pad (suffix LJ) that is lead (Pb) free, with 100% matte tin leadframe plating.

Functional Block Diagram



Selection Guide

Part Number	Packing
A4950ELJTR-T	3000 pieces per 13-in. reel
A4950ELJ-T	98 pieces per tube



Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Unit	
Load Supply Voltage	V _{BB}		40	V	
Logic Input Voltage Range	V _{IN}		–0.3 to 6	V	
V _{REF} Input Voltage Range	V _{REF}		–0.3 to 6	V	
Sense Voltage (LSS pin)	Vs		–0.5 to 0.5	V	
Motor Outputs Voltage	V _{OUT}		-2 to 42	V	
Output Current	I _{OUT}	Duty cycle = 100%	2.5	А	
Peak Output Current	I _{OUTPK}	T_W < 100 ms, duty cycle < 30%	3.5	А	
Transient Output Current	i _{оит}	T _W < 500 ns	6	А	
Operating Temperature Range	T _A	Temperature Range E	-40 to 85	°C	
Maximum Junction Temperature	T _J (max)		150	°C	
Storage Temperature Range	T _{stg}		–55 to 150	°C	

Thermal Characteristics may require derating at maximum conditions, see application information

Characteristic Sym		Test Conditions*		Unit
Package Thermal Resistance	D	On 2-layer PCB with 0.8 in? exposed 2-oz. copper each side		°C/W
	$\kappa_{\theta JA}$	On 4-layer PCB based on JEDEC standard	35	°C/W

*Additional thermal information available on the Allegro website.

Pin-out Diagram

GND 1 IN2 2 IN1 3 VREF 4	PAD	8 OUT2 7 LSS 6 OUT1 5 VBB

Terminal List Table

Number	Name	Function			
1	GND	Ground			
2	IN2	Logic input 2			
3	IN1	Logic input 1			
4	VREF	Analog input			
5	VBB	Load supply voltage			
6	OUT1	DMOS full bridge output 1			
7	LSS	Power return – sense resistor connection			
8	OUT2	DMOS full bridge output 2			
-	PAD	Exposed pad for enhanced thermal dissipation			




ELECTRICAL CHARACTERISTICS Valid at T_J = 25°C, unless otherwise specified

Characteristics Symbol		Test Conditions	Min.	Тур.	Max.	Unit
General			·			
Load Supply Voltage Range	V _{BB}		8	-	40	V
		I _{OUT} = 2.5 A , T _J = 25°C	-	0.6	0.8	Ω
R _{DS(on)} Sink + Source Total	R _{DS(on)}	I _{OUT} = 2.5 A , T _J = 125°C	-	0.96	1.3	Ω
Land Current Current		f _{PWM} < 30 kHz	-	10	_	mA
Load Supply Current	I _{BB}	Low Power Standby mode	-	-	10	μA
Redy Diede Ferward Valtage		Source diode, $I_f = -2.5 A$	-	-	1.5	V
Body Diode Forward Voltage	V _f	Sink diode, $I_f = 2.5 A$	-	_	1.5	V
Logic Inputs						
	V _{IN(1)}		2.0	-	-	V
Logic Input Voltage Range	V _{IN(0)}		-	-	0.8	V
	VIN(STANDBY)	Low Power Standby mode	-	-	0.4	V
Lagia Input Current	I _{IN(1)}	V _{IN} = 2.0 V	-	40	100	μA
Logic Input Current	I _{IN(0})	V _{IN} = 0.8 V	-	16	40	μA
Logic Input Pull-Down Resistance	R _{LOGIC(PD)}	V _{IN} = 0 V = IN1 = IN2	-	50	-	kΩ
Input Hysteresis	V _{HYS}		-	250	550	mV
Timing						
Crossover Delay t _{COD}			50	-	500	ns
V _{REF} Input Voltage Range	V _{REF}		0	-	5	V
		$V_{REF} / I_{SS}, V_{REF} = 5 V$	9.5	-	10.5	V/V
Current Gain	A _V	V_{REF} / I_{SS} , V_{REF} = 2.5 V	9.5	-	10.5	V/V
		$V_{REF} / I_{SS}, V_{REF} = 1 V$	9	-	11	V/V
Blank Time	t _{BLANK}		2	3	4	μs
Constant Off-time	t _{off}		16	25	34	μs
Standby Timer	t _{st}	IN1 = IN2 < V _{IN(STANDBY)}	-	1	1.5	ms
Power-Up Delay	t _{pu}		-	-	30	μs
Protection Circuits					-	-
UVLO Enable Threshold	V _{BBUVLO}	V _{BB} increasing	7	7.5	7.95	V
UVLO Hysteresis	V _{BBUVLOhys}		_	500	_	mV
Thermal Shutdown Temperature	T _{JTSD}	Temperature increasing	-	160	_	°C
Thermal Shutdown Hysteresis	T _{TSDhys}	Recovery = T _{JTSD} – T _{TSDhys}	-	15	_	°C



Characteristic Performance

PWM Control Timing Diagram



PWM Control Truth Table

IN1	IN2	10×V _S > V _{REF}	OUT1	OUT2	Function	
0	1	False	L	Н	Reverse	
1	0	False	Н	L	Forward	
0	1	True	H/L	L	Chop (mixed decay), reverse	
1	0	True	L	H/L	Chop (mixed decay), forward	
1	1	False	L	L	Brake (slow decay); after a Chop command	
0	0	False	Z	Z	Coast, enters Low Power Standby mode after 1 ms	

Note: Z indicates high impedance.



Functional Description

Device Operation

The A4950 is designed to operate DC motors. The output drivers are all low- $R_{DS(on)}$, N-channel DMOS drivers that feature internal synchronous rectification to reduce power dissipation. The current in the output full bridge is regulated with fixed off-time pulse width modulated (PWM) control circuitry. The IN1 and IN2 inputs allow two-wire control for the bridge.

Protection circuitry includes internal thermal shutdown, and protection against shorted loads, or against output shorts to ground or supply. Undervoltage lockout prevents damage by keeping the outputs off until the driver has enough voltage to operate normally.

Standby Mode

Low Power Standby mode is activated when both input (INx) pins are low for longer than 1 ms. Low Power Standby mode disables most of the internal circuitry, including the charge pump and the regulator. When the A4950 is coming out of standby mode, the charge pump should be allowed to reach its regulated voltage (a maximum delay of 200 μ s) before any PWM commands are issued to the device.

Internal PWM Current Control

Initially, a diagonal pair of source and sink FET outputs are enabled and current flows through the motor winding and the optional external current sense resistor, R_S . When the voltage across R_S equals the comparator trip value, then the current sense comparator resets the PWM latch. The latch then turns off the sink and source FETs (Mixed Decay mode).

V_{REF}

The maximum value of current limiting is set by the selection of R_{Sx} and the voltage at the VREF pin. The transconductance function is approximated by the maximum value of current limiting,

I_{TripMAX} (A), which is set by:

$$I_{\rm TripMAX} = \frac{V_{\rm REF}}{10 \times R_{\rm S}}$$

where V_{REF} is the input voltage on the VREF pin (V) and R_S is the resistance of the sense resistor (Ω) on the LSS terminal.

Overcurrent Protection

A current monitor will protect the IC from damage due to output shorts. If a short is detected, the IC will latch the fault and disable the outputs. The fault latch can only be cleared by coming out of Low Power Standby mode or by cycling the power to VBB. During OCP events, Absolute Maximum Ratings may be exceeded for a short period of time before the device latches.

Shutdown

If the die temperature increases to approximately 160°C, the full bridge outputs will be disabled until the internal temperature falls below a hysteresis, T_{TSDhys} , of 15°C. Internal UVLO is present on VBB to prevent the output drivers from turning-on below the UVLO threshold.

Braking

The braking function is implemented by driving the device in Slow Decay mode, which is done by applying a logic high to both inputs, after a bridge-enable Chop command (see PWM Control Truth Table). Because it is possible to drive current in both directions through the DMOS switches, this configuration effectively shorts-out the motor-generated BEMF, as long as the Chop command is asserted. The maximum current can be approximated by V_{BEMF} / R_L . Care should be taken to ensure that the maximum ratings of the device are not exceeded in worse case braking situations: high speed and high-inertia loads.




A4950

Synchronous Rectification

When a PWM off-cycle is triggered by an internal fixed off-time cycle, load current will recirculate. The A4954 synchronous rectification feature turns-on the appropriate DMOSFETs during the current decay, and effectively shorts out the body diodes with the low $R_{DS(on)}$ driver. This significantly lowers power dissipation. When a zero current level is detected, synchronous rectification is turned off to prevent reversal of the load current.

Mixed Decay Operation

The bridges operate in Mixed Decay mode. Referring to the lower panel of the figure below, as the trip point is reached, the device goes into fast decay mode for 50% of the fixed off-time period. After this fast decay portion the device switches to slow decay mode for the remainder of the off-time. During transitions from fast decay to slow decay, the drivers are forced off for the Crossover Delay, t_{COD} . This feature is added to prevent shoot-through in the bridge. During this "dead time" portion, synchronous rectification is not active, and the device operates in fast decay and slow decay only.



Mixed Decay Mode Operation



Application Information


Sense Pin (LSS)

In order to use PWM current control, a low-value resistor is placed between the LSS pin and ground for current sensing purposes. To minimize ground-trace IR drops in sensing the output current level, the current sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

When selecting a value for the sense resistor be sure not to exceed the maximum voltage on the LSS pin of ± 500 mV at maximum load. During overcurrent events, this rating may be exceeded for short durations.

Ground


A star ground should be located as close to the A4950 as possible. The copper ground plane directly under the exposed thermal pad



Layout

The PCB should have a thick ground plane. For optimum electrical and thermal performance, the A4950 must be soldered directly onto the board. On the underside of the A4950 package is an exposed pad, which provides a path for enhanced thermal dissipation. The thermal pad must be soldered directly to an exposed surface on the PCB in order to achieve optimal thermal conduction. Thermal vias are used to transfer heat to other layers of the PCB.

The load supply pin, VBB, should be decoupled with an electrolytic capacitor (typically 100 μ F) in parallel with a lower valued ceramic capacitor placed as close as practicable to the device.



Solder A4950 Trace (2 oz.) Signal (1 oz.) Ground (1 oz.) PCB Thermal (2 oz.) Thermal Vias A4950 1 GND OUT2 LSS $-\infty$ PAD IN2 IN1 OUT1 VRE VBB

Bill of Materials


Item	Reference	Value	Units	Description		
1	RS	0.25 (for V _{REF} = 5 V, I _{OUT} = 2 A)	Ω	2512, 1 W, 1% or better, carbon film chip resistor		
2	C1	0.22	μF	X5R minimum, 50 V or greater		
3	C2	100	μF	Electrolytic, 50 V or greater		



A4950

Full-Bridge DMOS PWM Motor Driver

Package LJ, 8-Pin SOICN with exposed thermal pad



Reference land pattern layout (reference IPC7351 SOIC127P600X175-9AM): all pads a minimum of 0.20 mm from all adjacent pads: adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)



8

Copyright ©2011, Allegro MicroSystems, Inc.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com



9