

# Low Jitter LVPECL Crystal Oscillator

## Features


- Low jitter crystal oscillator (XO)
- Less than 1 ps typical root mean square (RMS) phase jitter
- Differential low-voltage positive emitter coupled logic (LVPECL) output
- Output frequency from 50 MHz to 690 MHz
- Factory-configured or field-programmable
- Integrated phase-locked loop (PLL)
- Output enable or power-down function
- Supply voltage: 3.3 V or 2.5 V
- Pb-free package: 5.0 x 3.2 mm leadless chip carrier (LCC)
- Commercial and industrial temperature ranges

## Functional Description

The CY2X014 is a high-performance and high-frequency XO. The device uses a Cypress proprietary low-noise PLL to synthesize the frequency from an embedded crystal.

The CY2X014 is available as a factory-configured device or as a field-programmable device. Factory-configured devices are configured for general use (see [Standard and Application-Specific Factory Configurations](#)) or they can be customer specific.

## Logic Block Diagram



## Pinouts

Figure 1. Pin Diagram – 6-Pin Ceramic LCC




Table 1. Pin Definitions

Pin	Name	I/O Type	Description
1	OE/PD#	CMOS input	Output enable pin: Active HIGH. If OE = 1, CLK is enabled. Power-down pin: Active LOW. If PD# = 0, the device is powered down and the clock is disabled. The functionality of this pin is programmable.
4, 5	CLK, CLK#	LVPECL output	Differential output clock
2	DNU	–	Do not use: DNU pins are electrically connected, but perform no function
6	V <sub>DD</sub>	Power	Supply voltage: 2.5 V or 3.3 V
3	V <sub>SS</sub>	Power	Ground

## Contents

<b>Standard and Application-Specific Factory Configurations</b> .....	<b>3</b>	<b>Typical Output Characteristics</b> .....	<b>5</b>
<b>Programming Description</b> .....	<b>3</b>	<b>Switching Waveforms</b> .....	<b>7</b>
Field-programmable CY2X014 .....	3	<b>Termination Circuits</b> .....	<b>7</b>
Factory-configured CY2X014 .....	3	<b>Ordering Information</b> .....	<b>8</b>
<b>Programming Variables</b> .....	<b>3</b>	Possible Configurations.....	8
Output Frequency.....	3	<b>Package Diagram</b> .....	<b>9</b>
Pin 1: Output Enable (OE) or Power Down (PD#).....	3	<b>Acronyms</b> .....	<b>9</b>
Industrial versus Commercial Device Performance .....	3	<b>Document History Page</b> .....	<b>10</b>
<b>Absolute Maximum Conditions</b> .....	<b>4</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>11</b>
<b>Operating Conditions</b> .....	<b>4</b>	Worldwide Sales and Design Support.....	11
<b>DC Electrical Characteristics</b> .....	<b>4</b>	Products .....	11
<b>AC Electrical Characteristics[4]</b> .....	<b>5</b>	PSoC Solutions .....	11

## Standard and Application-Specific Factory Configurations

Part Number	Output Frequency	Pin 1 Function	RMS Phase Jitter (Random)	
			Offset Range	Jitter (Typical)
CY2X014LXI106T	106.25 MHz	OE	637 kHz to 10 MHz	0.54 ps
CY2X014LXI122T	122.88 MHz	OE	12 kHz to 20 MHz	0.81 ps
CY2X014LXI125T	125.00 MHz	OE	1.875 MHz to 20 MHz 12 kHz to 20 MHz	0.34 ps 0.84 ps
CY2X014LXI132T	132.8125 MHz	OE	1.875 MHz to 20 MHz 637 kHz to 10 MHz	0.36 ps 0.52 ps
CY2X014LXI153T	153.60 MHz	OE	12 kHz to 20 MHz	0.78 ps
CY2X014LXI155T	155.52 MHz	OE	250 kHz to 5 MHz 12 kHz to 5 MHz 12 kHz to 20 MHz	0.46 ps 0.49 ps 0.52 ps
CY2X014LXI156T	156.25 MHz	OE	1.875 MHz to 20 MHz	0.31 ps
CY2X014LXI159T	159.375 MHz	OE	1.875 MHz to 20 MHz	0.31 ps
CY2X014LXI212T	212.50 MHz	OE	2.55 MHz to 20 MHz 637 kHz to 10 MHz	0.31 ps 0.47 ps
CY2X014LXI311T	311.04 MHz	OE	12 kHz to 20 MHz	0.45 ps
CY2X014LXI312T	312.50 MHz	OE	1.875 MHz to 20 MHz	0.29 ps
CY2X014LXI622T	622.08 MHz	OE	12 kHz to 20 MHz 20 kHz to 80 MHz 50 kHz to 80 MHz 4 MHz to 80 MHz	0.42 ps 0.44 ps 0.44 ps 0.19 ps

### Programming Description

The CY2X014 is a programmable device. Prior to being used in an application, it must be programmed with the output frequency and other variables described in [Programming Variables](#). Two different device types are available, each with its own programming flow. They are described in the following sections.

#### Field-programmable CY2X014

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use [CyClockWizard™](#) software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using the [CyClockWizard](#) software along with a [CY3675-CLKMAKER1 CyClockMaker Clock Programmer Kit](#) with a [CY3675-LCC6A socket adapter](#). Cypress's value-added distribution partners also provide programming services. Field-programmable devices are designated with an 'F' in the part number. They are intended for quick prototyping and inventory reduction.

The software and programmer kit hardware can be downloaded from [www.cypress.com](http://www.cypress.com) by clicking the hyperlinks in the previous paragraph.

#### Factory-configured CY2X014

For ready-to-use devices, the CY2X014 is available with no field programming required. Pre-configured devices (see [Standard and Application-Specific Factory Configurations](#)) are available for samples or orders, or a request for a custom configuration can be made. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and datasheet with the programmed values. This part number is used for additional sample requests and production orders. The CY2X014 is one-time programmable (OTP).

### Programming Variables

#### Output Frequency

The CY2X014 can synthesize a frequency to a resolution of one part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2X014 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2X014 cannot generate frequencies in the ranges of 521 MHz to 529 MHz and 596 MHz to 617 MHz.

#### Pin 1: Output Enable (OE) or Power Down (PD#)

Pin 1 is programmed as either OE or PD#. The OE function is used to enable or disable the CLK output quickly, but it does not reduce core power consumption. The PD# function puts the device into a low power state, but the wake-up takes longer because the PLL must reacquire the lock.

#### Industrial versus Commercial Device Performance

Industrial and commercial devices have different internal crystals. They have a potentially significant impact on performance levels for applications requiring the lowest-possible phase noise. [CyClockWizard](#) software allows the user to select between and view the expected performance of both options.

**Table 2. Device Programming Variables**

Variable
Output frequency
Pin 1 function (OE or PD#)
Temperature range (commercial or industrial)

### Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V <sub>DD</sub>	Supply voltage		-0.5	4.4	V
V <sub>IN</sub> <sup>[1]</sup>	Input voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
T <sub>S</sub>	Temperature, storage	Non operating	-55	135	°C
T <sub>J</sub>	Temperature, junction		-40	135	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection human body model (HBM)	JEDEC STD 22-A114-B	2000	-	V
Θ <sub>JA</sub> <sup>[2]</sup>	Thermal resistance, junction to ambient	0 m/s airflow		64	°C/W

### Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V <sub>DD</sub>	3.3-V supply voltage range	3.0	3.3	3.6	V
	2.5-V supply voltage range	2.375	2.5	2.625	V
T <sub>PU</sub>	Power-up time for V <sub>DD</sub> to reach minimum specified voltage (power ramp is monotonic)	0.05	-	500	ms
T <sub>A</sub>	Ambient temperature (commercial)	0	-	70	°C
	Ambient temperature (industrial)	-40	-	85	°C

### DC Electrical Characteristics

Parameter	Description	Condition	Min	Typ	Max	Unit
I <sub>DD</sub> <sup>[3]</sup>	Operating supply current	V <sub>DD</sub> = 3.6 V, CLK = 150 MHz, OE/PD# = V <sub>DD</sub> , output terminated	-	-	150	mA
		V <sub>DD</sub> = 2.625 V, CLK = 150 MHz, OE/PD# = V <sub>DD</sub> , output terminated	-	-	145	mA
I <sub>SB</sub>	Standby supply current	PD# = V <sub>SS</sub>	-	-	200	μA
V <sub>OH</sub>	LVPECL high output voltage	V <sub>DD</sub> = 3.3 V or 2.5 V, R <sub>TERM</sub> = 50 Ω to V <sub>DD</sub> - 2.0 V	V <sub>DD</sub> - 1.15	-	V <sub>DD</sub> - 0.75	V
V <sub>OL</sub>	LVPECL low output voltage	V <sub>DD</sub> = 3.3 V or 2.5 V, R <sub>TERM</sub> = 50 Ω to V <sub>DD</sub> - 2.0 V	V <sub>DD</sub> - 2.0	-	V <sub>DD</sub> - 1.625	V
V <sub>OD1</sub>	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	V <sub>DD</sub> = 3.3 V or 2.5 V, R <sub>TERM</sub> = 50 Ω to V <sub>DD</sub> - 2.0 V	600	-	1000	mV
V <sub>OD2</sub>	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	V <sub>DD</sub> = 2.5 V, R <sub>TERM</sub> = 50 Ω to V <sub>DD</sub> - 1.5 V	500	-	1000	mV
V <sub>OCM</sub>	LVPECL output common mode voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	V <sub>DD</sub> = 2.5 V, R <sub>TERM</sub> = 50 Ω to V <sub>DD</sub> - 1.5 V	1.2	-	-	V
I <sub>OZ</sub>	LVPECL output leakage current	PD#/OE = V <sub>SS</sub>	-35	-	35	μA
V <sub>IH</sub>	Input high voltage		0.7*V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	Input low voltage		-	-	0.3*V <sub>DD</sub>	V
I <sub>IH</sub>	Input high current	Input = V <sub>DD</sub>	-	-	115	μA
I <sub>IL</sub>	Input low current	Input = V <sub>SS</sub>	-	-	50	μA
C <sub>IN</sub>	Input capacitance		-	15	-	pF

**Notes**

- The voltage on any input or I/O pin cannot exceed the power pin during power up.
- Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.
- I<sub>DD</sub> includes ~24 mA of current that is dissipated externally in the output termination resistors.



## AC Electrical Characteristics

The following table lists the AC electrical specifications for this device.<sup>[4]</sup>

Parameter	Description	Condition	Min	Typ	Max	Unit
F <sub>OUT</sub>	Output frequency <sup>[5]</sup>		50	–	690	MHz
FSC	Frequency stability, commercial devices <sup>[6]</sup>	V <sub>DD</sub> = min to max, T <sub>A</sub> = 0 °C to 70 °C	–	–	±35	ppm
FSI	Frequency stability, industrial devices <sup>[6]</sup>	V <sub>DD</sub> = min to max, T <sub>A</sub> = –40 °C to 85 °C	–	–	±55	ppm
AG	Aging, 10 years		–	–	±15	ppm
T <sub>DC</sub>	Output duty cycle	F ≤ 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall time	20% and 80% of full output swing	0.2	0.4	1.0	ns
T <sub>OHZ</sub>	Output disable time	Time from falling edge on OE to stopped outputs (asynchronous)	–	–	100	ns
T <sub>OE</sub>	Output enable time	Time from rising edge on OE to outputs at a valid frequency (asynchronous)	–	–	100	ns
T <sub>LOCK</sub>	Startup time	Time for CLK to reach valid frequency measured from the time V <sub>DD</sub> = V <sub>DD</sub> (min.) or from PD# rising edge	–	–	10	ms
T <sub>Jitter(φ)</sub>	RMS phase jitter (random)	F <sub>OUT</sub> = 106.25 MHz (12 kHz to 20 MHz)	–	1	–	ps
		Pre-defined factory configurations <sup>[7]</sup>	See Note 7			ps

## Typical Output Characteristics



Figure 2. 2.5-V Supply and Termination to V<sub>DD</sub>–1.5 V, Minimum V<sub>DD</sub> and Maximum T<sub>A</sub>





### Notes

4. Not 100% tested, guaranteed by design and characterization.
5. This parameter is specified in the CyClockWizard software
6. Frequency stability is the maximum variation in frequency from F<sub>0</sub>. It includes initial accuracy, and variation from temperature and supply voltage.
7. Typical phase noise specs for factory programmed devices are listed in the [Standard and Application-Specific Factory Configurations](#) table on page 2.

**Figure 3. 2.5-V Supply and Termination to  $V_{DD}$ -2 V, Minimum  $V_{DD}$  and Maximum  $T_A$**



**Figure 4. 3.3-V Supply and Termination to  $V_{DD}$ -2 V, Minimum  $V_{DD}$  and Maximum  $T_A$**



## Switching Waveforms

Figure 5. Output DC Parameters




Figure 6. Duty Cycle Timing




Figure 7. Output Rise and Fall Time





Figure 8. Output Enable and Disable Timing



## Termination Circuits

Figure 9. LVPECL Termination



### Ordering Information


Part Number	Configuration	Package Description	Product Flow
<b>Pb-free</b>			
CY2X014FLXCT	Field-programmable	6-pin ceramic LCC surface mount device (SMD) - tape and reel	Commercial, 0°C to 70°C
CY2X014FLXIT	Field-programmable	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI106T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI122T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI125T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI132T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI153T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI155T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI156T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI159T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI212T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI311T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI312T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C
CY2X014LXI622T <sup>[8]</sup>	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C

Some product offerings are factory-programmed customer-specific devices with customized part numbers. The [Possible Configurations](#) table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or sales representative for more information.

### Possible Configurations

Part Number <sup>[9]</sup>	Configuration	Package Description	Product Flow
CY2X014LXCxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Commercial, 0°C to 70°C
CY2X014LXIxxxT	Factory-configured	6-pin ceramic LCC SMD - tape and reel	Industrial, -40°C to 85°C

### Ordering Code Definitions




**Notes**

8. Device configuration details are described in the [Standard and Application-Specific Factory Configurations](#) table on page 2.
9. "xxx" indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative.



Package Diagram

Figure 10. 6-Pin 3.2x5.0 mm Ceramic LCC LZ06A



Dimensions in mm  
 General Tolerance: ± 0.15MM  
 Kyocera dwg ref KD-VA6432-A  
 Package Weight ~ 0.12 grams

001-10044-A

Acronyms

Table 3. Acronyms Used in this Document

Acronym	Description
ESD	electrostatic discharge
FAE	field application engineer
HBM	human body model
JEDEC	joint electron devices engineering council
LCC	leadless chip carrier
LVDS	Low-voltage differential signaling
OE	output enable
PCB	printed circuit board
PLL	phase-locked loop
RMS	root mean square
XO	crystal oscillator

Document History Page

Document Title: CY2X014 Low Jitter LVPECL Crystal Oscillator				
Document Number: 001-10179				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	504478	RGL	See ECN	New datasheet
*A	1428603	JWK/SFV	See ECN	Removed pull up on pin 1 and related specifications, Added items to Programming Variables section, Added C <sub>IN</sub> specification, Modified t <sub>J2</sub> , I <sub>IH</sub> , I <sub>IL</sub> , I <sub>DD</sub> and I <sub>SB</sub> specifications, Changed to a single Frequency Stability specification, Removed Peak-to-peak Period Jitter specification, Changed pin 2 from NC to DNU, Changed max storage temperature, Title change, 2.5V supply tightened from ±10% to ±5%, 2.5V termination option changed from VDD-1.4V to VDD-1.5V, Added typical output characteristic curves
*B	2669117	KVM/AESA	03/05/09	Revised frequency stability and aging specs and conditions, Max frequency changed from 700 MHz to 690 MHz, Duty cycle changed from 45/55 to 40/60 for freq > 450 MHz, Removed reference to CY3672 programmer, Junction and storage temperatures changed from 125 to 135°C, I <sub>IH</sub> changed from 20 µA to 115 µA, I <sub>IL</sub> changed from 20 µA to 50 µA, Rise and fall times changed from 350 ps to 500 ps, Removed MSL spec, Changed Datasheet Status to Final.
*C	2701663	KVM/PYRS	05/06/09	General clean up Added explanation of gaps in the frequency range Added URL for software Removed frequency stability paragraph under Programming Variables Added programming variables table Added separate IDD spec for 2.5V supply Changed the amount of load current in IDD footnote Changed phase jitter parameter name Removed supply voltage as a programming variable Changed conditions for ESD spec Changed rise and fall times from 500 ps to 400 ps typ, added min and max
*D	2718433	WWZ/HMT	06/12/09	No change. Submit to ECN for product launch.
*E	2761943	KVM	09/10/09	Revised maximum output rise and fall times.
*F	2896548	KVM	03/19/10	Moved parts with 'xxx' into new table, Possible Configurations Updated package diagram
*G	2973338	CXQ	07/08/2010	Added <a href="#">Standard and Application-Specific Factory Configurations</a> table on page 2. Added phase jitter specs for pre-defined configurations in <a href="#">AC Electrical Characteristics</a> (note 7 refers users to the new table on page 2 for typical specs). Added all new factory programmed devices from the <a href="#">Standard and Application-Specific Factory Configurations</a> to <a href="#">Ordering Information</a> . Added note 8 to reference the configuration descriptions for each new device. Changed all references to CyberClocksOnline software to CyClockWizard. Removed section on phase noise vs jitter SW optimization.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

<a href="#">Automotive</a>	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
<a href="#">Optical &amp; Image Sensing</a>	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
<a href="#">PSoC</a>	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2007-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.