

High Performance LVDS Oscillator with Frequency Margining - Pin Control


Features

- Low Jitter Crystal Oscillator (XO)
- Less than 1 ps Typical RMS Phase Jitter
- Differential LVDS Output
- Output Frequency from 50 MHz to 690 MHz
- Two Frequency Margining Control Pins (FS0, FS1)
- Factory Configured or Field Programmable
- Integrated Phase-Locked Loop (PLL)
- Supply Voltage: 3.3V or 2.5V
- Pb-Free Package: 5.0 x 3.2 mm LCC
- Commercial and Industrial Temperature Ranges

Functional Description

The CY2XF33 is a high performance and high frequency Crystal Oscillator (XO). It uses a Cypress proprietary low noise PLL to synthesize the frequency from an integrated crystal. The output frequency can be changed through two select pins, allowing easy frequency margin testing in applications.

The CY2XF33 is available as a factory configured device or as a field programmable device.



Pinouts

Figure 1. Pin Diagram - 6 Pin Ceramic LCC




Table 1. Pin Definitions - 6 Pin Ceramic LCC

Pin	Name	I/O Type	Description
1, 2	FS0, FS1	CMOS Input	Frequency Select
4, 5	CLK, CLK#	LVDS Output	Differential Output Clock
6	VDD	Power	Supply Voltage: 2.5V or 3.3V
3	VSS	Power	Ground

Functional Description

The FS0 and FS1 pins select between four different output frequencies, as shown in Table 2. Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while the other frequencies are available for margin testing, either during product development or in system manufacturing test.

Table 2. Frequency Select

FS1	FS0	Output Frequency
0	0	Frequency 0
0	1	Frequency 1
1	0	Frequency 2
1	1	Frequency 3

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency. Glitches and runt pulses are possible, and time must be allowed for the PLL to relock.

Programming Description

The CY2XF33 is a programmable device. Before being used in an application, it must be programmed with the output frequencies and other variables described in a later section. Two different device types are available, each with its own programming flow. They are described in the following sections.

Field Programmable CY2XF33F

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyberClocks™ Online Software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using a Cypress programmer. Third party vendors manufacture programmers for small to large volume applications. Cypress's value added distribution partners also provide programming services. Field programmable devices are designated with an "F" in the part number. They are intended for quick prototyping and inventory reduction. The CY2XF33 is one time programmable (OTP).

The software is located at www.cyberclocksonline.com.

Factory Configured CY2XF33

For customers wanting ready-to-use devices, the CY2XF33 is available with no field programming required. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders.

Programming Variables

Output Frequencies

The CY2XF33 is programmed with up to four independent output frequencies, which are then selected using the FS0 and FS1 pins. The device can synthesize frequencies to a resolution of 1 part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2XF33 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2XF33 cannot generate frequencies in the ranges of 521 MHz to 529 MHz and 596 MHz to 617 MHz.

Industrial Versus Commercial Device Performance

Industrial and Commercial devices have different internal crystals. This has a potentially significant impact on performance levels for applications requiring the lowest possible phase noise. CyberClocks Online Software displays expected performance for both options.

Phase Noise Versus Jitter Performance

In most cases, the device configuration for optimal phase noise performance is different from the device configuration for optimal cycle to cycle or period jitter. CyberClocks Online Software includes algorithms to optimize performance for either parameter.

Table 3. Device Programming Variables

Variable
Output Frequency 0 (Power on default)
Output Frequency 1
Output Frequency 2
Output Frequency 3
Optimization (phase noise or jitter)
Temperature range (Commercial or Industrial)

Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply Voltage		-0.5	4.4	V
V _{IN} ^[1]	Input Voltage, DC	Relative to V _{SS}	-0.5	V _{DD} +0.5	V
T _S	Temperature, Storage	Non operating	-55	135	°C
T _J	Temperature, Junction		-40	135	°C
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC STD 22-A114-B	2000	–	V
Θ _{JA} ^[2]	Thermal Resistance, Junction to Ambient	0 m/s airflow		64	°C/W

Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V _{DD}	3.3V Supply Voltage Range	3.135	3.3	3.465	V
	2.5V Supply Voltage Range	2.375	2.5	2.625	V
T _{PU}	Power Up Time for V _{DD} to Reach Minimum Specified Voltage (Power Ramp is Monotonic)	0.05	–	500	ms
T _A	Ambient Temperature (Commercial)	0	–	70	°C
	Ambient Temperature (Industrial)	-40	–	85	°C

DC Electrical Characteristics

Parameter	Description	Condition	Min	Typ	Max	Unit
I _{DD} ^[3]	Operating Supply Current	V _{DD} = 3.465V, CLK = 150 MHz, output terminated	–	–	120	mA
		V _{DD} = 2.625V, CLK = 150 MHz, output terminated	–	–	115	mA
V _{OD}	LVDS Differential Output Voltage	V _{DD} = 3.3V or 2.5V, defined in Figure 3 as terminated in Figure 2	247	–	454	mV
ΔV _{OD}	Change in V _{OD} between Complementary Output States	V _{DD} = 3.3V or 2.5V, defined in Figure 3 as terminated in Figure 2	–	–	50	mV
V _{OS}	LVDS Offset Output Voltage	V _{DD} = 3.3V or 2.5V, defined in Figure 4 as terminated in Figure 2	1.125	–	1.375	V
ΔV _{OS}	Change in V _{OS} between Complementary Output States	V _{DD} = 3.3V or 2.5V, R _{TERM} = 100Ω between CLK and CLK#	–	–	50	mV
V _{IH}	Input High Voltage		0.7*V _{DD}	–	–	V
V _{IL}	Input Low Voltage		–	–	0.3*V _{DD}	V
I _{IH0}	Input High Current, FS0 pin	Input = V _{DD}	–	–	115	μA
I _{IH1}	Input High Current, FS1 pin	Input = V _{DD}	–	–	10	μA
I _{IL0}	Input Low Current, FS0 pin	Input = V _{SS}	-50	–	–	μA
I _{IL1}	Input Low Current, FS1 pin	Input = V _{SS}	-20	–	–	μA
C _{IN0} ^[4]	Input Capacitance, FS0 pin		–	15	–	pF
C _{IN1} ^[4]	Input Capacitance, FS1 pin		–	4	–	pF

Notes


- The voltage on any input or IO pin cannot exceed the power pin during power up.
- Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.
- I_{DD} includes ~4 mA of current that is dissipated externally in the output termination resistors.
- Not 100% tested, guaranteed by design and characterization.

AC Electrical Characteristics^[4]

Parameter	Description	Condition	Min	Typ	Max	Unit
F _{OUT}	Output Frequency ^[6]		50	–	690	MHz
FSC	Frequency Stability, commercial devices ^[5]	T _A = 0°C to 70°C	–	–	±35	ppm
FSI	Frequency Stability, industrial devices ^[5]	T _A = –40° to 85°C	–	–	±55	ppm
AG	Aging, 10 years		–	–	±15	ppm
T _{DC}	Output Duty Cycle	F ≤ 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T _R , T _F	Output Rise and Fall Time	20% and 80% of full output swing	–	0.35	1.0	ns
T _{LOCK}	Startup Time	Time for CLK to reach valid frequency measured from the time V _{DD} = V _{DD(min)}	–	–	5	ms
T _{LFS}	Re-lock Time	Time for CLK to reach valid frequency from FS0 or FS1 pin change	–	–	1	ms
T _{Jitter(φ)}	RMS Phase Jitter (Random)	f _{OUT} = 106.25 MHz (12 kHz–20 MHz)	–	1	–	ps

Termination Circuits

Figure 2. LVDS Termination



Notes

- 5. Frequency stability is the maximum variation in frequency from F₀. It includes initial accuracy, plus variation from temperature and supply voltage.
- 6. This parameter is specified in CyberClocks Online software.

Switching Waveforms

Figure 3. Output Voltage Swing




Figure 4. Output Offset Voltage




Figure 5. Output Duty Cycle Timing




Figure 6. Output Rise and Fall Time





Figure 7. RMS Phase Jitter



$$RMS\ Jitter = \sqrt{\text{Area Under the Masked Phase Noise Plot}}$$

Ordering Information

Part Number	Configuration	Package Description	Product Flow
Pb-Free			
CY2XF33FLXCT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2XF33FLXIT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, -40° to 85°C


Possible Configuration

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.

Part Number ^[7]	Configuration	Package Description	Product Flow
Pb-Free			
CY2XF33LXCxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2XF33LXIxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, -40° to 85°C

Package Drawings and Dimensions

Figure 8. 6-Pin 3.2x5.0 mm Ceramic LCC LZ06A



Dimensions in mm
 General Tolerance: ± 0.15MM
 Kyocera dwg ref KD-VA6432-A
 Package Weight ~ 0.12 grams

001-10044-*A

Note

· 7. "xxx" is a factory assigned code that identifies the programming option. For more details, contact your local Cypress FAE or Sales Representative.

Document History Page

Document Title: CY2XF33 High Performance LVDS Oscillator with Frequency Margining - Pin Control				
Document Number: 001-53148				
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change
**	2704379	KVM/PYRS	05/11/2009	New data sheet
*A	2734005	WWZ	07/09/2009	Post to external web
*B	2764787	KVM	09/18/2009	Change V _{OD} limits from 250/450 mV to 247/454 mV Add max limit for T _R , T _F : 1.0 ns Change T _{LOCK} max from 10 ms to 5 ms Change T _{LFS} max from 10 ms to 1 ms
*C	2898472	KVM	03/24/2010	Moved 'xxx' parts to Possible Configurations table. Updated package diagram.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

- PSoC psoc.cypress.com
- Clocks & Buffers clocks.cypress.com
- Wireless wireless.cypress.com
- Memories memory.cypress.com
- Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.