ACPL-P314 and ACPL-W314 0.6 Amp Output Current IGBT Gate Driver Optocoupler



Data Sheet




Description

The ACPL-P314/W314 consists of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs.

Applications

- Isolated IGBT/Power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- Inverter for home appliances
- Induction cooker
- Switching Power Supplies (SPS)

Functional Diagram



Truth Table					
LED	VO				
OFF	LOW				
ON	HIGH				

Note: A 0.1 μ F bypass capacitor must be connected between pins V_{CC} and VEE.

Features

- High speed response.
- Ultra high CMR.
- Bootstrappable supply current.
- Available in Stretched SO-6 package
- Package Clearance/Creepage at 8mm (ACPL-W314)
- Safety Approval: UL Recognized with 3750 V_{rms} for 1 minute per UL1577. CSA Approved. IEC/EN/DIN EN 60747-5-2 Approved with $V_{IORM} =$ 630 V_{PEAK} for option 060.

Specifications

- 0.6 A maximum peak output current.
- 0.4 A minimum peak output current.
- 0.7 μs maximum propagation delay over temperature range.
- I_{CC(max)} = 3 mA maximum supply current.
- 10 kV/ μ s minimum common mode rejection (CMR) at V_{CM} = 1000 V.
- Wide V_{CC} operating range: 10 V to 30 V over temperature range.
- Wide operating temperature range: -40°C to 100°C.



CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

	Option		Surface	Tape	IEC/EN/DIN EN	
Part number	RoHS Compliant	Package	Mount	& Reel	60747-5-2	Quantity
	-000E		Х			100 per tube
ACPL-P314	-500E	-	Х	Х		1000 per reel
ACPL-W314	-060E	Stretched SO-6 –	Х		Х	100 per tube
	-560E	_	Х	Х	Х	1000 per reel

ACPL-P314 and ACPL-W314 are UL Recognized with 3750 Vrms for 1 minute per UL1577.

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-P314-560E to order product of Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.


Example 2:

ACPL-P314-000E to order product of Stretched SO-6 Surface Mount package in tube packaging and RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

Package Outline Drawings


ACPL-P314 Stretched SO-6 Package, 7 mm clearance



ACPL-W314 Stretched SO-6 Package




Recommended Solder Reflow Temperature Profile



Note: Non-halide flux should be used

Recommended Pb-Free IR Profile



 $T_{smax} = 200 \degree C, T_{smin} = 150 \degree C$

Note: Non-halide flux should be used

Regulatory Information

The ACPL-P314/W314 is pending approval by the following organizations:

IEC/EN/DIN EN 60747-5-2 (Option 060 only)

Approval under: IEC 60747-5-2 :1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01

UL

Approval under UL 1577, component recognition program up to $V_{ISO} = 3750 V_{RMS}$. File E55361.

CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage 🗆 150V _{rms}		I - IV	
for rated mains voltage 🗆 300V _{rms}		-	
for rated mains voltage 🗆 600V _{rms}		I - II	
Climatic Classification		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V _{peak}
Input to Output Test Voltage, Method b*V _{IORM} x 1.875=V _{PR} , 100% Production Test with t_m =1 sec, Partial discharge < 5 pC	V _{PR}	1181	V _{peak}
Input to Output Test Voltage, Method a*V _{IORM} x 1.5=V _{PR} , Type and Sample Test, t _m =60 sec, Partial discharge < 5 pC	V _{PR}	945	V _{peak}
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 10 sec)	VIOTM	6000	Vpeak
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	Ts	175	°C
Input Current**	I _{S, INPUT}	230	mA
Output Power**	P _S , OUTPUT	600	mW
Insulation Resistance at T _S , $V_{IO} = 500 V$	Rs	>10 ⁹	

* Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

** Refer to the following figure for dependence of P_S and I_S on ambient temperature.




Table 2. Insulation and Safety Related Specifications

Parameter	Symbol				Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output termi- nals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output termi- nals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to con- ductor, usually the straight line distance thick- ness between the emitter and detector.
Minimum Internal Tracking (Internal Creepage)		NA	NA	mm	Measured from input terminals to output termi- nals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 3. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Ts	-55	125	°C	
Operating Temperature	T _A	-40	100	°C	
Average Input Current	I _{F(AVG)}		25	mA	1
Peak Transient Input Current (<1 μs pulse width, 300pps)	I _{F(TRAN)}		1.0	А	
Reverse Input Voltage	V _R		5	V	
"High" Peak Output Current	I _{OH(PEAK)}		0.6	А	2
"Low" Peak Output Current	I _{OL(PEAK)}		0.6	А	2
Supply Voltage	$V_{CC} - V_{EE}$	-0.5	35	V	
Output Voltage	V _{O(PEAK)}	-0.5	V _{CC}	V	
Output Power Dissipation	Po		250	mW	3
Input Power Dissipation	PI		45	mW	4
Lead Solder Temperature	260°C for 10) sec., 1.6 mm	below seating	plane	
Solder Reflow Temperature Profile	See Packag	e Outline Dra	wings section		

Table 4. Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V _{CC} - V _{EE}	10	30	V	
Input Current (ON)	I _{F(ON)}	8	12	mA	
Input Voltage (OFF)	V _{F(OFF)}	- 3.6	0.8	V	
Operating Temperature	T _A	- 40	100	°C	

Table 5. Electrical Specifications (DC)

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	I _{OH}	0.2			А	$V_{O} = V_{CC} - 4$	2	5
		0.4	0.5		А	$V_{O} = V_{CC} - 10$	3	2
Low Level Output Current	I _{OL}	0.2	0.4		А	$V_{O} = V_{EE} + 2.5$	5	5
		0.4	0.5		А	$V_{O} = V_{EE} + 10$	6	2
High Level Output Voltage	V _{OH}	V _{CC} -4	V _{CC} -1.8		V	I _O = -100 mA	1	6, 7
Low Level Output Voltage	V _{OL}		0.4	1	V	l _O = 100 mA	4	
High Level Supply Current	I _{CCH}		0.7	3	mA	$I_0 = 0 \text{ mA}$	7,8	14
Low Level Supply Current	I _{CCL}		1.2	3	mA	$I_0 = 0 \text{ mA}$	7,8	14
Threshold Input Current Low to High	I _{FLH}			7	mA	$I_{O} = 0 \text{ mA}, V_{O} > 5 \text{ V}$	9, 15	
Threshold Input Voltage High to Low	V _{FHL}	0.8			V	$I_{O} = 0 \text{ mA}, V_{O} > 5 \text{ V}$		
Input Forward Voltage	VF	1.2	1.5	1.8	V	$I_F = 10 \text{ mA}$	16	
Temperature Coefficient of Input Forward Voltage	$\Delta V_{\rm F} / \Delta T_{\rm A}$		-1.6		mV/°C	I _F = 10 mA		
Input Reverse Breakdown Voltage	BV _R	5			V	$I_R = 10 \ \mu A$		
Input Capacitance	C _{IN}		60		рF	$f = 1 MHz, V_F = 0 V$		

Table 6. Switching Specifications (AC)

Over recommended operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.1	0.2	0.7	μs	$R_{g} = 47\Omega, C_{g} = 3 \text{ nF}, f = 10 \text{ kHz}, Duty Cycle = 50%, I_{F} = 8 \text{ mA}, V_{CC} = 30 \text{ V} -$	10, 11, 12, 13, 14, 17	13
Propagation Delay Time to Low Output Level	t _{PHL}	0.1	0.3	0.7	μs			13
Propagation Delay Difference Between Any Two Parts or Channels	PDD	-0.5		0.5	μs	_		10
Rise Time	t _R		50		ns	_		
Fall Time	t _F		50		ns			
Output High Level Common Mode Transient Immunity	CM _H	10			kV/µs	$T_A = 25^{\circ}C,$ $V_{CM} = 1000 V$	18	11
Output Low Level Common Mode Transient Immunity	CML	10			kV/μs	_	18	12

Table 7. Package Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V _{ISO}	3750			V _{rms}	T _A = 25°C,RH < 50% for 1 min.		8, 9
Input-Output Resistance	R _{I-O}		10 ¹²			$V_{I-O} = 500 V$		9
Input-Output Capacitance	CI-O		0.6		рF	Freq=1 MHz		

Notes:

- 1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width = 10 μ s, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with I_O peak minimum = 0.4 A. See Application section for additional details on limiting I_{OL} peak.
- 3. Derate linearly above 85°C, free air temperature at the rate of 4.0 mW/°C.
- 4. Input power dissipation does not require derating.
- 5. Maximum pulse width = 50 μ s, maximum duty cycle = 0.5%.
- 6. In this test, V_{OH} is measured with a DC load current. When driving capacitive load V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 4500 V_{rms} for 1 second (leakage detection current limit I_{I-O} < 5 μA). This test is performed before 100% production test for partial discharge (method B) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
- 9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
- 10. PDD is the difference between t_{PHL} and t_{PLH} between any two parts or channels under the same test conditions.
- 11. Common mode transient immunity in the high state is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse V_{CM} to assure that the output will remain in the high state (i.e. $V_O > 6.0$ V).
- 12. Common mode transient immunity in a low state is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e. $V_O < 1.0$ V).
- 13. This load condition approximates the gate load of a 1200 V/25 A IGBT.
- 14. The power supply current increases when operating frequency and Q_q of the driven IGBT increases.




Figure 1. V_{OH} vs. Temperature.




Figure 3. V_{OH} vs. I_{OH}.




Figure 5. I_{OL} vs. Temperature.




Figure 2. I_{OH} vs. Temperature.




Figure 4. V_{OL} vs. Temperature.






Figure 6. V_{OL} vs. I_{OL}.








Figure 9. IFLH vs. Temperature.




Figure 11. Propagation Delay vs. I_F.




Figure 8. Icc vs. Vcc.




Figure 10. Propagation Delay vs. V_{CC}.





Figure 12. Propagation Delay vs. Temperature.








Figure 15. Transfer Characteristics.




Figure 17. Propagation Delay Test Circuit and Waveforms.




Figure 18. CMR Test Circuit and Waveforms.




Figure 14. Propagation Delay vs. Cg.





Figure 16. Input Current vs. Forward Voltage.



Applications Information

Eliminating Negative IGBT Gate Drive

To keep the IGBT firmly off, the ACPL-P314/W314 has a very low maximum VoL specification of 1.0 V. Minimizing R_q and the lead inductance from the ACPL-P314/W314 to the IGBT gate and emitter (possibly by mounting the ACPL-P314/W314 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 19. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the ACPL-P314/W314 input as this can result in unwanted coupling of transient signals into the input of ACPL-P314/W314 and degrade performance. (If the IGBT drain must be routed near the ACPL-P314/W314 input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the ACPL-P314/W314.

Selecting the Gate Resistor (Rg)

Step 1: Calculate R_g minimum from the I_{OL} peak specification. The IGBT and R_g in Figure 19 can be analyzed as a simple RC circuit with a voltage supplied by the ACPL-P314/W314.

$$R_{g} \geq \frac{V_{c} - V_{o}}{I_{olpeak}}$$
$$= \frac{2 - 5}{0.6}$$
$$= 2 \Omega$$

The V_{OL} value of 1 V in the previous equation is the V_{OL} at the peak current of 0.6A. (See Figure 6).

Step 2: Check the ACPL-P314/W314 power dissipation and increase R_q if necessary. The ACPL-P314/W314 total




Figure 20. Energy Dissipated in the ACPL-P314/W314 and for Each IGBT Switching Cycle.

power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O).

$$\begin{aligned} P_{T} &= P_{E} + P_{O} \\ P_{E} &= I_{F} \bullet V_{F} \bullet \text{DutyCycle} \\ P_{O} &= P_{O(BIAS)} + P_{O(SWITCHINF} = I_{C} \bullet V_{C} + E_{W} (R_{g}; Q_{g}) \bullet f \\ &= (\int_{CCBIAS} + K_{ICC} \bullet Q_{g} \bullet f) \bullet V_{C} + E_{W} (R_{g}; Q_{g}) \bullet f \end{aligned}$$

where $K_{ICC} \cdot Q_g \cdot f$ is the increase in I_{CC} due to switching and K_{ICC} is a constant of 0.001 mA/(nC*kHz). For the circuit in Figure 19 with I_F (worst case) = 10 mA, R_g = 32 Ω , Max Duty Cycle = 80%, Q_g = 100 nC, f = 20 kHz and T_{AMAX} = 85°C:

$$\begin{split} P_{E} &= 10\text{mA} \bullet 1.8\text{V} \bullet 0.8 = 14\text{mW} \\ P_{O} &= (3\text{mA} + (0.001\text{mA}/\texttt{O} \bullet \text{kHz}) \bullet 20\text{kHz} \bullet 100\text{nC}) \bullet 24\text{V} + \\ &= 0.4\lambda \bullet 20\text{kHz} = 128\text{mW} \le 250\text{mW} \left(P_{O(\text{MAX})} \textcircled{0}85^{\circ}\text{C} \right) \end{split}$$

The value of 3 mA for I_{CC} in the previous equation is the max. I_{CC} over entire operating temperature range.

Since P_O for this case is less than $P_{O(MAX)}$, $R_g = 32 \Omega$ is alright for the power dissipation.




Figure 19. Recommended LED Drive and Application Circuit for ACPL-P314/W314

LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 21. The ACPL-P314/W314 improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 22. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 19), can achieve 10 kV/µs CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 21. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.




Figure 22. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.

CMR with the LED On (CMR_H)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 8 mA provides adequate margin over the maximum I_{FLH} of 5 mA to achieve 10 kV/µs CMR.

CMR with the LED Off (CMRL)

A high CMR LED drive circuit must keep the LED off (V_F \leq V_{F(OFF)}) during common mode transients. For example, during a -dV_{CM}/dt transient in Figure 23, the current flowing through C_{LEDP} also flows through the R_{SAT} and V_{SAT} of the logic gate. As long as the low state voltage developed across the logic gate is less than V_{F(OFF)} the LED will remain off and no common mode failure will occur.




Figure 23. Equivalent Circuit for Figure 17 During Common Mode Transient.

The open collector drive circuit, shown in Figure 24, can not keep the LED off during a $+dV_{CM}/dt$ transient, since all the current flowing through CLEDN must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR1 performance. The alternative drive circuit which like the recommended application circuit (Figure 19), does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 24. Not Recommended Open Collector Drive Circuit.





Figure 25. Recommended LED Drive Circuit for Ultra-High CMR Dead Time and Propagation Delay Specifications.

Dead Time and Propagation Delay Specifications


The ACPL-P314/W314 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in QI and Q2 conduction will result in large currents flowing through the power devices from the high voltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 26. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of -40° to 100°C.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 26. Minimum LED Skew for Zero Dead Time.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 27. The maximum dead time for the ACPL-P314/W314 is 1 μ s (= 0.5 μ s - (-0.5 μ s)) over the operating temperature range of -40°C to 100°C.



*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 27. Waveforms for Dead Time.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.

For product information and a complete list of distributors, please go to our web site:

www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited, in the United States and other countries. Data subject to change. Copyright © 2007 Avago Technologies, Limited. All rights reserved. Obsoletes AV01-0634EN AV02-0158EN - April 19, 2007

