

BIT MAP LCD DRIVER

GENERAL DESCRIPTION

The NJU6580 is a bit map LCD driver to display graphics or characters.

It contains 1,904 bits display data RAM, microprocessor inter face circuits, instruction decoder, 96-segment and 17-common(1 out of 17-driver is prepared for Icon display)drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

The NJU6580 automatically performs 7 or 15 dots horizontal smooth scroll, therefore the horizontal character scroll is easily controlled by the MPU.

17 x 96 dot graphics or 6-character 1-line by 16 x 16 dot character with icon are displayed by NJU6580 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

PACKAGE OUTLINE




NJU6580CH

FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 1,904 bits
- LCD Drivers 16-common + 1 Icon common x 96-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/16 or 1/17 Duty
- Useful Instruction Set Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write,
- Common Driver Order Assignment, Power Saving, and Scroll ON/OFF. Power Supply Circuits for LCD Incorporated
- Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage 2.4V ~ 5.5V
- LCD Driving Voltage 6.0V ~ 10V
- Package Outline Bumped Chip / TCP
- C-MOS Technology



PAD LOCATION



- Chip CenterX=0um, Y=0umChip SizeX=6.54mm, Y=3.54mmChip Thickness400um ± 30umBump Size50um x 110umBump Height25um TYP.Bump MaterialAu
- : Four PADs illustrated with this mark are the alignment marks for COG.

NJU6580

5

PAD COORDINATES

Chip Size 6.54mm x 3.54mm(Chip Center X=0um,Y=0um)


						·	<u> </u>				
PAD No.	Terminal	X=(μm)	Y=(μm)	PAD No.	Terminal	X=(μm)	Y=(μm)	PAD No.	Terminal	X=(μm)	<u>Y=(μm)</u>
1	DERQ	-2813	-1603	51	SEG ₁₂	2840	1602	101	SEG ₆₂	-1161	1602
2	cs	-2582	-1603	52	SEG 1 3	2760	1602	102	SEG ₆₃	-1241	1602
3	SI	-2435	-1603	53	SEG 1 4	2680	1602	103	SEG ₆₄	-1321	1602
4	C86	-2288	-1603	54	SEG 1 5	2600	1602	104	SEG ₆₅	-1401	1602
5	A0	-2141	-1603	55	SEG 16	2520	1602	105	SEG ₆₆	-1481	1602
6	WR	-1993	-1603	56	SEG17	2440	1602	106	SEG 6 7	-1561	1602
7	RD	-1846	-1603	57	SEG 1 8	2360	1602	107	SEG ₆₈	-1641	1602
8	V DD	-1721	-1603	58	SEG ₁₉	2280	1602	108	SEG ₆₉	-1721	1602
9	D o	-1401	-1603	59	SEG ₂₀	2200	1602	109	SEG 7 0	-1801	1602
10	Dı	-901	-1603	60	SEG ₂₁	2120	1602	110	SEG71	-1881	1602
11	D 2	-401	-1603	61	SEG ₂₂	2040	1602	111	SEG72	-1961	1602
12	D 3	99	-1603	62	SEG 2 3	1960	1602	112	SEG 7 3	-2041	1602
13	D 4	599	-1603	63	SEG ₂₄	1880	1602	113	SEG74	-2121	1602
14	D 5	1099	-1603	64	SEG ₂₅	1800	1602	114	SEG 7 5	-2201	1602
15	D 6	1599	-1603	65	SEG ₂₆	1720	1602	115	SEG 7 6	-2281	1602
16	D 7	2099	-1603	66	SEG 2 7	1640	1602	116	SEG77	-2361	1602
17	V ss	2450	-1603	67	SEG ₂₈	1560	1602	117	SEG 7 8	-2441	1602
18	Vour	2562	-1603	68	SEG 2 9	1480	1602	118	SEG 7 9	-2521	1602
19	C1 ⁺	2674	-1603	69	SEG 3 0	1400	1602	119	SEGeo	-2601	1602
20	C1 -	2786	-1603	70	SEG 3 1	1320	1602	120	SEG ₆₁	-2681	1602
21	C2 ⁺	2898	-1603	71	SEG 3 2	1240	1602	121	SEGe 2	-2761	1602
22	C2 -	3010	-1603	72	SEG 3 3	1160	1602	122	SEG83	-2841	1602
23	V 5	3106	-1415	73	SEG 3 4	1080	1602	123	SEG ₈₄	-2921	1602
24	VR	3106	-1303	74	SEG 3 5	1000	1602	124	SEG ₈₅	-3001	1602
25	V DD	3106	-1191	75	SEG 3 6	920	1602	125	SEG 86	-3107	995
26	V 55	3106	-1079	76	SEG 3 7	840	1602	126	SEG ₈₇	-3107	915
27	V 2	3106	-967	77	SEG 38	760	1602	127	SEG 88	-3107	835
28	V ₃	3106	-855	78	SEG 3 9	680	1602	128	SEG 8 9	-3107	755
29	V 4	3106	-743	79	SEG 4 0	600	1602	129	SEG90	-3107	675
30	V 5	3106	-631	80	SEG 4 1	520	1602	130	SEG 9 1	-3107	595
31	Co	3106	-365	81	SEG 4 2	440	1602	131	SEG ₉₂	-3107	515
32		3106	-285	82	SEG 4 3	360	1602	132	SEG ₉₃	-3107	435
33	C ₂	3106	-205	83	SEG 4 4	280	1602	133	SEG ₉₄	-3107	355
34	C 3	3106	-125	84	SEG 4 5	200	1602	134	SEG ₉₅	-3107	275
35	C ₄	3106	-45	85	SEG ₄₆	120	1602	135	C 1 5	-3107	195
36	C₅	3106	35	86	SEG 4 7	40	1602	136	C 14	-3107	115
37	C 6	3106	115	87	SEG 4 8	-41	1602	137	C 1 3	-3107	35
38	C 6	3106	195	88	SEG 4 9	-121	1602	138	C 12	-3107	-45
<u> </u>	SEG o	3106	275	89	SEG 5 0	-201	1602	139	C 11	-3107	-125
<u>39</u>		3106	355	90	SEG _{6 1}	-281	1602	140	C 10	-3107	-205
	SEG 1	3106	435	<u> </u>	SEG 5 2	-361	1602	141	C 9	-3107	-285
41	SEG 2	3106	515	92	SEG 5 3	-441	1602	142	C 8	-3107	-365
42	SEG 3		595	<u> </u>	SEG 5 4	-521	1602	143	COMI	-3107	-445
43	SEG ₄				SEG 5 5	-601	1602	144	T 2	-3107	-603
44	SEG 6		675	94		-681	1602	145	T 1	-3107	-750
45	SEG 6		755	95	SEG 5 6		1602	145	SCL	-3107	-897
46	SEG 7	3106	835	<u> </u>	SEG 5 7	-761				-3107	-1009
47	SEG 8		915	97	SEG 5 8	-841	1602	147		-3107	-1009
48	SEG 9		995	98	SEG 5 9	-921	1602	148		-3107	-1121
49	SEGio	3000	1602	99	SEG 6 0	-1001	1602	149	P/S		-1200
50	SEGii	2920	1602	100	SEG 6 1	-1081	1602	_150	RES	-3107	-1415



NJU6580

PAD No.	Terminal	X=(μm)	Y=(μm)
ALIGNMENT	A1	-3133	-1629
ALIGNMENT	A2	3132	-1629
ALIGNMENT	B1	3132	1608
ALIGNMENT	B2	-3133	1608

BLOCK DIAGRAM



5

TERMINAL DESCRIPTION

No.	Symbol	I/O	Function
8,25	VDD	Power	V $_{\text{DD}}$ =+5V (Less than 4.5V should be apply when voltage tripler using.)
17	Vss	GND	V ss = 0V
26 27 28 29 23,30	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation. V DD ≧ V 1 ≧ V 2 ≧ V 3 ≧ V 4 ≧ V 5 When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V 1 ~ V 4 terminals.
			Term. V 1 V 2 V 3 V 4
			Volt. V 5 +4/5V LCD V 5 +3/5V LCD V 5 +2/5V LCD V 5 +1/5V LCD
			(V L CD ≠V DD -V 5)
19 20 21 22	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	Ο	Step up capacitor connecting terminals. In case of tripler operation, connect the capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$. In case of doubler operation, connect the capacitor between C2 $^+$ and C2 $^-$, connect C2 $^+$ to C1 $^+$, and C1 $^-$ should be open.
18	Vout	0	Step up voltage output terminal. Connect the step up capacitor between this terminal and V $_{\mbox{\scriptsize ss}}$.
24	VR	1	Voltage adjust terminal. V $_{\rm 5}$ level is adjusted by external bleeder resistance connect between V $_{\rm DD}$ and V $_{\rm 5}$ terminal.
145,144	Τ1,Τ2		LCD bias voltage control terminals.X Don't CareT_1T_2Step up cir.Voltage Adj.V/F Cir.LXAvailableAvailableAvailableHLNot Avail.AvailableAvailableHHNot Avail.AvailableAvailable
9~16	D ° ~ D 7	1/0	Tri-state bilateral. Data I/O terminal when 8-bit parallel operation.
5	AO	l	Connect to the Address bus of MPU. The data on the D₀ to D7 is distinguished Display data or Instruction by this signal. A0 H L Dist. Display Data Instruction
150	RES	1	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.
2	cs	1	Chip select terminal. Data input/output are available during CS="L" .
7	RD (E)	ł	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>

		R	C	
1	J	R	C	
		-	-	

No.	Symbol	1/0	Function							
6	WR (R/W)	I	When interface with 80 type MPU> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. When interface with 68 type MPU> Read/write control signal of 68 type MPU input terminal. R/W H L State Read							
4	C86	I	C86 H L C86 H L Status 68 Type 80 Type							
3	SI	1	Serial data input terminal.							
146	SCL	I	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to he parallel data at the 8th SCL clock rise edge.							
149	P/S	1	Serial or parallel interface select terminal.							
			P/S Chip Select Data/Command Data Read/Write Serial CLK "H" CS A0 D ∘~ D ァ RD , WR - "L" CS A0 SI Write only SCL *RAM data and status read operation is impossible when select the serial interface. • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D ∘ to D ァ becomes to the high impedance state.							
148	CLI	I	External clock input terminal.							
1	DREQ	0	Data request signal output terminal.(at the scroll ON) Active"H".							
147	DUMMY		DUMMY terminal. Normally open.							



No.	Symbol	1/0	Function
31 ~ 38 39 ~	C ° C 7 SEG °	0	 LCD drive output terminals. Common output terminals : C o to C 15 Segment output terminals : SEG o to SEG 95 Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.
134 135	SEG 95 C 15		RAMOutput VoltageDataFRNormalReverse
~ 142	C .		$H = \frac{H}{L} = \frac{V_{pp}}{V_s} = \frac{V_2}{V_s}$
			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
			 Common Output Terminal Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.
			Scan dataFROutput VoltageHHV 6LV 600LHV 1LV 4
143	СОМІ	0	Icon common output terminal. Icon common output when Icon Display instruction execution.
			Icon Display ON Icon Display OFF State COM 16 V 1 or V 4

(Terminal 147 is NC)



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except th e status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over than t cyc indicated in the bus timing characteristics is kept, no need to check th e busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presettable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0) H when the Display Data Read/Write instruction is execute d. This counter auto-increments (+1) up to (A0) H but accessing to the display data RAM over than (6F) H i s forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address inverse Instruction, the column address decoder inverse the column address of Display Dat a RAM correspondence to the Segment Driver.

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "2"(D $_{\tau}$ ="H" and D $_{\circ}$ ="L") is Icon RAM area, the data only for the D $_{\circ}$ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 1,904 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1", Off="0"


When Inverse Display : On="0" , Off="1"

The Display Data RAM output 112-bit parallel data addressed by the line counter, and these data are set in to the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rew riting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.





Correspondence with Display Data RAM and Address (COMI can be used in case of 1/17 Duty Set)

Correspondence with column address and LCD output

(When the "On" states, the relation between column address and LCD outputs are shifting)

No Scroll(same as scroll "Off" state)




Fig. 1



(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A3 of the Output Assignment Register as shown Table 1. The location of Segment Drivers are fixed at any time.

Register			Common Output	Terminals	
A2	PAD No.	38	31	142	135
A3	Pin name	C7	Co	C.	C15
0]>	COM7 <	COM.	COM	> COM15
1]>	COM 8	> COM _{1 5}	COM7 <	COM.

Table 1

The loon display is regardless with this function, therefore the loon Display instruction must be exe cuted when the loon display is needed. In this time, the loon display driver COMI is fixed to COM $_{1.6}$ timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6580 performs following initialization when the RES input is put on the "L" level.

Initialization


- 1 Display Off
- 2 Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D . ="0")
- 5 Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- \bigcirc Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- 9 Set the page "0" to the Page Address Register
- 1 Select the D 3 of the Output Assignment register to "0"
- П Set the EVR register to (00) н
- 12 Scroll Off
- **1** Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- (1) Release the All page to the Scroll page.

The RES terminal connect to the Reset terminal of <u>MPU</u> to reset at same time as shown in "MPU Interface E xample". The reset signal require <u>over</u> than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits an d output terminals like as D_o through D₇ are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only (1) through (1), (1), (1), (1) mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6580 incorporate 113 LCD Drivers like as 96 Segment drivers, 16 Common drivers and 1 Icon common d river. Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output volta ge. The output wave form is mentioned in the Fig. 8.

(b) Line Data Latch Circuits

Line Data Latch stores 112-bit of one line display data for each common cycle which read out from the Dis play Data RAM temporary and transfer this data to the LCD Driver. The Line Data Latch Circuits latches CO Mn+1 data at COMn timing to performs smooth data shifting. (Fig. 2)

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display D ata RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock. The line address is renewed by synchronizing with display clock and 112 bits display data are latched into display latc h circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer t o the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Line Data Shift Circuits

When the scroll "On" state the Line Data Shift Circuits shift maximum 15 bits toward the SEG $_{\circ}$ which input t he line data from Line Data Latch Circuits, then output to Display Data Latch Circuits. In case of scroll "Off" state, the data input to the Line Data Shift Circuits output to the Display Data Latch with out shift.


(e) Display Data Latch Circuits

The Display Data Latch Circuits temporally stores 96 bits display data (which) shift 0 to 15 bits by the Line Da ta Shift Circuits and output to the segment drivers.



Output RAM Data to Segment

< Data Format >



(f) Display Timing Generator


This Generator generates the timing signal for the display system by combination of the master clock and Dr iving Signal FR. The Frame Signal FR has a function to generate the 2 frame alternative driving method wav eform for the LCD panel.

(g) Common Timing Generation

The common timing is generated by display clock.



· Waveform of Display Timing



(h) Fundamental Clock

The Fundamental Clock is input the CLI terminal to external. It is used as display timing signal source and th e clock for step up circuits for LCD driving. The fundamental clocks output frequency is divided by 384 which is used as display clock CL.

(i) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Followe r. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power suppl

y supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the step up circuit, the feedb ack resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, vol tage follower circuits are off. In this time, the bias voltage of V₁, V₂, V₃, V₄, and V₅ for the LCD supply from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, and VR are open. The status of internal power supply c an select by T₁ and T₂ terminal. The external power supply can be used together with some of internal power supply function.

				Table 3.		(*:Do	on't Care)
T,	T ₂	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
н	L	×	0	0	V out	OPEN	
н	Н	×	×	0	V 5. V OUT	OPEN	OPEN

When $(T_1, T_2)=(H, L)$, the terminal for step up circuits of C1⁺, C1⁻ C2⁺, C2⁻ are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V_{our} terminal from outside. And in case of $(T_1, T_2)=(H, H)$, terminals for step up circuits and VR are open, and supply the LCD driving voltage from o utside due to the Step up circuits and Voltage adjust circuits are stop its operation.




O Power Supply applications

(1) External power supply operation.


(3) External power supply operation with

(2)Internal power supply operation.
 (Voltage Booster, Voltage Adj., Buffer(V/F))
 Internal power supply ON (instruction) (T1,T2)=(L,L)



(4)External power supply operation adjusted Voltage to V5.

Voltage Adjustment, Buffer(V/F)Voltage to V5.Internal power supply ON (Instruction) (T1,T2) = (H,L)Internal power supply ON (Instruction) (T1,T2) = (H,H)



* \otimes : These switches should be open during the power save mode.

(2) Instruction

JR

The NJU6580 distinguish the signal on the data bus by combination of A0, \overline{RD} and \overline{WR} . Normally, the busy check is not required as the NJU6580 is operating so first because of the decode of the instruction and ex ecution are performs only depend on the internal timing which not depend on the external clock. In case o f serial interface, the data input as MSB first serially.

The Table. 3 shows the instruction codes of the NJU6580.

		able	3.1	nstru		_	e					
	L				<u> </u>							
Instruction	A0	RD	WR	D 7	D٥	-			D 2	D 1		Description
Display ON/OFF	0	1	0	1	0	1	0		1	1	0 1	LCD Display ON/OFF 0:OFF 1:ON
Page Address Set	0	1	0	1	0	1	1	*	*			Set the page of DD RAM to the Page Add. Register
Column Address Set High Order 4bit	0	1	0	0	0	0	1				•	Set the Higher order 4 bits Column Address to the Reg.
Column Address Set Lower Order 4bit	0	1	0	0	0	0	0				•	Set the Lower order 4 bits Column Address to the Reg.
Status Read	0	0	1		Statu	s		0	0	0	0	Read out the internal Status
Write Display Data	1	1	0			Wr	ite D	Data				Write the data into the Display Data RAM
Read Display Data	1	0	1			Re	ad D	ad Data				Read the Data from the Display Data RAM
ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment 0:Normal 1:Inverse
Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0 1	Inverse the On and Off Display 0:Normal 1:Inverse
Whole Display On	0	1	0	1	0	1	0	0	1	0	0 1	Whole Display Turns On 0:Normal 1:Whole Disp. On
Icon Display	0	1	0	1	0	1	0	1	0	1	0 1	Set the Duty Ratio 0:No Icon 1:With Icon
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add. Register when writing but no-change when reading
End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
ComOutput / Scroll Set Up	0	1	0	1	1.	0	0	A3	м	S1	S0	Set the COM (A3) and Scroll (M,S0,S1)
Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0 1	0:int, Power Supply Off 1:int, Power Supply On
LCD Driving Voltage	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turn on
EVR Register Set	0	1	0	1	0	0		Se	etting	Data	1	Set the V ₅ output level to the EVR register
Power Save (Dual Command)	0	1	0	1	0	1	0 0	1 0	1	1 0	0 1	Set the Power save Mode
Scroll Page Set	0	1	0	0	1	*	*	*	*	P1	P0	Set the Scroll Page P*=0:Used Scroll P*=1:No Scroll
Scroll On / Off Set	0	1	0	1	0	1	0	1	0	0	0 1	Scroll ON/OFF 0:OFF 1:ON
Data Request Reset	0	1	0	0	0	1	0	0	0	0	0	Reset the Data Request Signal
	Display ON/OFF Page Address Set Column Address Set High Order 4bit Column Address Set Lower Order 4bit Status Read Write Display Data Read Display Data ADC Select Normal or Inverse of On/Off Set Whole Display On Icon Display Read Modify Write End Reset ComOutput / Scroll Set Up Internal Power Supply On/Off LCD Driving Voltage Set EVR Register Set Power Save (Dual Command) Scroll Page Set Scroll On / Off Set	InstructionA0Display ON/OFF0Page Address Set0Column Address Set0Column Address Set0Lower Order 4bit0Status Read0Write Display Data1Read Display Data1ADC Select0Normal or Inverse of On/Off Set0Whole Display On0Icon Display0Read Modify Write0ComOutput / Scroll Set Up0Internal Power Supply On/Off0LCD Driving Voltage0SetEVR Register Set0Scroll Page Set0Scroll On / Off Set0	InstructionA0RDDisplay ON/OFF01Page Address Set01Column Address Set01Column Address Set01Column Address Set01Column Address Set01Status Read00Write Display Data11Read Display Data10ADC Select01Normal or Inverse of On/Off Set01Whole Display On01Icon Display01Read Modify Write01End01ComOutput / Scroll Set Up01Internal Power Supply On/Off01LCD Driving Voltage01EVR Register Set01Power Save (Dual Command)01Scroll Page Set01Scroll On / Off Set01	Instruction A0 RD WR Display ON/OFF 0 1 0 Page Address 0 1 0 Page Address 0 1 0 Column Address 0 1 0 Status Read 0 0 1 0 Write Display Data 1 0 1 0 Read Display Data 1 0 1 0 1 0 Normal or Inverse of On/Off Set 0 1 0 1 0 Icon Display 0 1 0 1 0 Read Modify Write 0 1 0 1	Instruction A0 \overline{RD} \overline{WR} $D.7$ Display ON/OFF 0 1 0 1 Page Address Set 0 1 0 1 Column Address Set 0 1 0 0 Status Read 0 0 1 0 1 Write Display Data 1 0 1 0 1 ADC Select 0 1 0 1 0 1 Normal or Inverse of On/Off Set 0 1 0 1 0 1 Icon Display 0 1 0 1 0 1 Read Modify W	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Instruction A0 RD WR D 7 D 8 D 5 D 4 Display ON/OFF 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Table 3. Instruction Code

(*:Don't Care)



(3) Explanation of Instruction Code


(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

			<u>R/W</u>								
_	A0	RD	WR	D 7							- D.
	0	1	0	1	0	1	0	1	1	1	D
		D	0: Displa	y Off							
			1: Display	y On							

(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 2 is a Icon display data area which available only for the D $_{\circ}$.



(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

This counter auto-increment up to (A0) $_{\rm H}$,but accessing to the display data RAMover than (6F) $_{\rm H}$ is forbidden.

After writing 1 page data, page address setting is required due to page address doesn't increase automatically.

			R/W	_	• •				_
	<u> </u>	<u>RD</u>	WR	<u> </u>	7				D •
Higher Order	0	1	0	0	0	0	1	A	7 A 6 A 5 A 4
Lower Order	0	1	0	0	0	0	0	A	3 A 2 A 1 A 0
	Α 7	A 6	A 5	Α 4	A 3	A 2	A 1	A٥	Column Address
	0	0	0	0	0	0	0	0	00
	0	0	0	0	0	0	0	1	01
				•					•
				•					
	0	1	1	0	1	1	1	1	6F



(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

		R/W								
AÓ	RD	WR	D 7		·································					D o
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.
 0 :Counterclockwise Output(Inverse) Column Address 95-n ←→ Segment Driver n
 1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n
 (Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction

of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

- 0 : Whole Display "On"
- 1 : Whole Display "Off"
- (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by RES signal or reset instruction.

0:

1 : Initialization Period

(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increas e "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM witho ut any address setting after the start address setting.

-		R/W		
A0	RD	WR	Dт	D •
1	1	0		WRITE DATA

(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page add ress. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit da ta from the Display Data RAM without any address setting after the start address setting. One time of dumm y read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W		
A0	RD	WR	D 7	D .
1	0	1		READ DATA



JRC

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		<u>R/W</u>								
A0	RD	WR	D 7							-D₀
0	1	0	1	0	1	0	0	0	0	D
-	0. 0	Naalauiaa	•••	+ //						

D 0: Clockwise Output (Normal) 1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

		R/W								
A0	R	D WR	D 7							- D ₀
0	1	0	1	0	1	0	0	1	1	D
D	0:	Normal	RAM	data "1	" corre	spond	to "On"	,		
	4.	1	DARA	J_J_ 100			-	,		

1: Inverse RAM data "0" correspond to "On"

(i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		<u>R/W</u>								
A0	RD	WR	D 7							- D o
0	1	0	1	0	1	0	0	1	0	D
		armal D	ionlov							


D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save).

(j) Icon Display


This instruction set the 1/17 duty for the Icon Display. The COMI terminal operate as COM $_{16}$ and output the icon display data stored in D $_{0}$ of Display Data RAM page 2(refer to the Fig. 1).






(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction i s executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back t o the address where the Read Modify Write instruction entering. By this function, the load of MPU for examp le cyclic data writing operation like as cursor blink etc., can be reduced.



Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.


(I) Sequence of cursor display



5

(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Address (00) H to the Column Address Counter.
- 2 Set the page "0" to the Page Address Register.
- ③ Select the D₃ of the Output Assignment register to "0"
- ④ Set the EVR register to (00) +
- 5 Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- 6 Release the All page to the Scroll page.


In this time, there are no influence to the Display Data RAM.

A0	RD	R/W WR	D ₇							- D 。
0	1	0	1	1	1	0	0	0	1	. 0

The reset signal input to the RES terminal must be required for the initialization when the power terns on. S ubstitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

(o) COM Output / Scroll Set Up

This instruction set the Common Driver scanning order and Scroll states.




30,31	·	Set me	SCION	Speed in	4-siep	

	Scroll Speed	S1	S0	<cli=400khz, 1="" 16duty=""></cli=400khz,>
fast	. 4	0	0	····· 32.6 dot/sec
1	3	0	1	· · · · · · 16.3 dot/sec
Ļ	2	1	0	····· 8.1 dot/sec
slow	1	1	1	····· 4.1 dot/sec

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follow er are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

-New Japan Radio Co.,Ltd.



The internal Power Supply must be Off when external power supply using.



(q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 \sim V4 and output LCD driving waveform through the COM/SEG ter minals.


		R/W								
A0	RD	WR	D,							- D 。
0	1	0	1	1	1	0	1	1	0	1

NJU6580 contains operational amplifiers for LCD bias voltage V1 \sim V4. These amplifiers current are reduced i n order to realize low power consumption. Because of this reduction, LCD driving voltage V1 \sim V4 might be u nstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

• LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is tuned on/of. When the power supply is tuned on again after the turn off (by the power save instruction), the power save rel ease sequence mentioned in (s) is required.




*1 This instruction is required in both cases of the internal and external power supply.

Until "LCD driving voltage Set" execution, NJU6580 operating current is higher than usual state and all C OM/ SEG terminals output V $_{00}$ level continuously except LCD driving waveform.


*2 The wait time depends on the C 3 ~ C 7 , C out capasitors((4) (d)Fig.5), V DD and V LCD voltage.

Therefore a test on actual module should be practiced. Refer to the following graph.



(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this inst ruction execute, the internal Electrical Variable Resistor(EVR) to change the V ₆ output voltage, generate one voltage from 32 voltage state. The range of V ₆ output level can be adjusted by the external resistance. F or more detail, please refer to the "(4)(b) Voltage Adjust Circuits".




(s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mo de and the operating current is reduced as same as stand by current. The internal status in the Power Save Mode is as follows;

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- ② Stop the LCD driving. Segment and Common drivers output V **D** level.
- ③ Keeping the display data and operating mode as before the power save mode.
- ④ All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.



*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.

*2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
*3 Until "LCD driving voltage set" execution, NJU6580 operating current is higher than usual state and all COM/SEG terminals output V DD level continuously except the LCD driving waveform.


*4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V OUT terminal should be floated or connected to the lowest voltage level of the system.

*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V _{out} terminal should be floated or connected to the lowest voltage of the system.

(t) Scroll Page Set

This instruction sets some Scroll Pages at the same time.


In case of 16x16 dots scroll mode, P 3 to P o data must be set from the following table.



(u) Scroll On/Off

This instruction sets the horizontal scroll On/Off.

When this instruction execute, the scroll performs under the condition set by both of COM Output, Scroll Set Up and Scroll Page Set instruction. When stop the scroll by this instruction, the scroll is not stopped immediat ely but after 7 dots (8x8 dots mode) or 15 dots (16x16 dots mode) shift performs completely.



(v) Data Request Reset

One character shift performs completely during the scroll operation, the DREQ terminal output the Data Requ est signal to the MPU. After rewrite the display data in the RAM, reset the DREQ terminal by this instructions required.

The timing of Data Request signal set is :


- In case of 16x16 dot mode : timing of COM 14
- In case of 8x8 dot mode : timing of COM 8, COM 14



(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage(V $_{DD}$ common) of the voltage V $_{DD}$ -V $_{SS}$ is output from V $_{OUT}$ terminal when connecting three capacitor between C1 ⁺ and C1 ⁻, C2 ⁺ and C2 ⁻, V $_{SS}$ and V $_{OUT}$. In case of the voltage doubler operation, connect the two capacitor between C2 ⁺ and C2 ⁻, V $_{SS}$ and V $_{OUT}$, then connect the C1 ⁺ and C2 ⁺ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V $_{DD}$ should be less than 3.3V.




(b) Voltage Adjust Circuits

The step up voltage of V_{0UT} output from V₅ through the voltage adjust circuits. The output voltage of V₅ is adjusted by changing the Ra and Rb within the range of $|V_5| < |V_{0UT}|$. The output voltage can calculated by the following formula.

Voltage relation in Tripler

V 5 = V DD - (1+Rb/Ra)·V REG (1)





Where, the V REG is a constant voltage in the NJU6580 like as V REG = 2.5V.

To adjust the output voltage from V $_{5}$, connect the variable resistance among VR, V $_{DD}$ and V $_{5}$ as shown in Fig. 4. When fine tuning for V $_{5}$ is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 4.

Design example for R1, R2 and R3(reference)

• R1+R2+R3=5M Ω (Determined by the current flown between V D D -V 5)

- Variable voltage range by the R2. $-4V \sim -6V (V_{DD} V_5 \rightarrow 7V \sim 9V)$ (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of to mentioned below; R1=1.389M Ω
 - R2=0.397M Ω
 - R3=3.214M Ω

The voltage adjust circuits has a temperature coefficient against the V_{REG} output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.

New Japan Radio Co., Ltd.




(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V $_{5}$ which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 5 bits data into the EVR resistor and determine the one output voltage status out of 32 prefixed voltage status.

When execute the EVR function, set the T $_1$ and T $_2$ except the "H, H" and execute the Internal Power Supply On instruction.

[External parts constants setting example when EVR function using/reference]



- (1) Determine the V $_{5}$ voltage range controlled by EVR. LCD Driving Voltage V $_{DD}$ -V $_{5}$ 6V \sim 9V The range of V $_{5}$ 3V
- (2) Determine the Rb.
 Rb = [The range of V 5] / I REF
 Rb = 3V/5 μ A = 600k Ω

(3) Adjust the Ra

 $Ra = \frac{V_{REG}}{([LCD Driving Voltage]-V_{REG})/Rb}$ $Ra = \frac{2.5 V}{(6V-2.5V)/600k \Omega} = 428.6k \Omega$


4

(4) Adjust the Ra

Adjust the Ra to good contrast of LCD display after the $(D_4, D_3, D_2, D_1, D_0)$ of EVR register set to (1, 0, 0, 0, 0) or (0, 1, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I_{REF} is simple constant current source.

<u>When</u> the EVR function does not use, the (D $_4$,D $_3$,D $_2$,D $_1$,D $_0$) of EVR register set to (0, 0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.





*) V_{REG} , I_{REF} depends on the voltage between V_{DD} and V_{OUT} , the operating temperature. Please refer to the following graphs.


(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V $_1$, V $_2$, V $_3$, V $_4$ are generated internally to divide the V $_5$ voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 5 capacitor are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitor C3 to C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply



Reference set up value $VLCD = VDD - V5 \Rightarrow 7 \sim 9V$

Value									
4.7~10µF									
0.1~0.47µF									
1.388MΩ									
0.388MΩ									
3. 214MΩ									

Fig. 5

*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.

- *2 Following connection of V $_{0UT}$ is required when external power supply using.
 - When $V_{ss} > V_s V_{out} = V_s$ When $V_{ss} \leq V_s - V_{out} = V_{ss}$

25



(5) MPU Interface

(5-1) Interface type selection

NJU6580 can interface by using both of 8 bit bilateral data bus (D $_7$ to D $_0$) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 4. In case of the serial interface, status and RAM data read out is impossible.

P/S	Туре	CS	A0	RD	WR	C86	SI	SCL	D • ~ D 7			
н	Parallel	CS	A0	RD	WR	C86	-	-	D • ~ D 7			
L	Serial	CS	A0	-	-	-	SI	SCL	OPEN			

Table 4

(5-2) Parallel Interface

The NJU6580 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in Table 5.

			able 5			
C86	Туре	CS	A0	RD	WR	D 0 ~ D 7
Н	68 type MPU	CS	A0	E	R/W	$D_0 \sim D_7$
L	80 type MPU	CS	A0	RD	WR	$D_{0} \sim D_{7}$

Tabla 6

(5-3) Discrimination of Data Bus Signal


The NJU6580 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 6.

Common	68 type	80 ty		Function
A0	R/W	RD	WR	
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0.	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to $\overline{CS}="L"$, and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D₇ to D₀, and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6580 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 6. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface.






(5-5) Access to the Display Data RAM and Internal Register.

The NJU6580 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6580 is available because of the limitation of access time of NJU6580 locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 7.



(5-6) Chip Select

 \overline{CS} is Chip Select terminals. The Chip Select is executed by the setting of \overline{CS} ="L". Only the select mode, the interface with MPU is available. In the non select period, the D $_{\circ}$ to D $_{7}$ are high impedance and A0, RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of \overline{CS} . 5



ABSOLUTE MAXIMUM RATINGS

(Ta=25 ℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Vod	- 0.3 ~ + 7.0 - 0.3 ~ + 3.3 (used Tripler)	۷
Supply Voltage (2)	V۵	V_{DD} -10.8 ~ V_{DD} +0.3	٧
Supply Voltage (3)	V1~V4	V ₆ ~ V _{DD} +0.3	۷
Input Voltage	VIN	- 0.3 ~ V _{DD} +0.3	۷
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V ss = 0 V.

Note 3) The relation : V DD ≧ V 1 ≧ V 2 ≧ V 3 ≧ V 4 ≧ V 5 ; V DD > V SS ≧ V OUT must be maintained. Note 4) Decoupling capacitor should be connected between V DD and V SS due to the stabilized operation for the Voltage converter.

ELECTRICAL CHARACTERISTICS (1)

(V $_{DD}$ =5V \pm 10%, V $_{SS}$ =0V, Ta=-20 \sim +75 °C)

PARAM	IETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	V			4. 5	5.0	5.5	v	5
Voltage(1)	Available	Voo			2.4		5.5	'	5
	Recommend	v			V _{DD} -10		V _{DD} -3.5		
Operating	Available	V۶			V00-10			l v	
Voltage(2)	Available	V1, V2	V _{LCD} =V _{DD} −V₅		V₀₀-0. 6xV	LCD	VDD] `	
	Available	V3, V4			V 5	۷⊳	-0.4xV.cd		
	1	V IHC1	AO, D°~D ² ,		0. 7xV _{DD}		VDD		
Input		V:HC2	RD, WR, CS,	V _{DD} =2.7V	0.8xV _{DD}		VDD	v	
Voltage	2	VILCI	RES, C86, S1, SCL, P/S		Vss		0. 3xV₀₀] `	
	2	VILC2	Terminals	Vod=2. 7V	Vss		0. 2xV _{DD}		
	1	V онс11	D₀∼D⁊, DREQ Terminals	loн=-1mA	0. 8xV _{DD}		VDD		
Output		V онс12	rerminars	I _{он} =-0.5mA Vdd=2.7V	0.8xVpd		VDD	v	
Voltage	2	V_{OLC11}	$D_{\circ} \sim D_7$, DREQ	lo∟= 1mA	Vss		0. 2xV DD		
		V _{OLC12}	Terminals	l₀∟= 0.5mA V₀₀=2.7V	Vss		0. 2xV₀₀		



NJU6580

ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Input Lea	kage	l Li	All Input Te	rminals	-1.0		1.0	uA	
Current		IL0	D₀∼D7 Termi	nals	-3. 0		3.0	UA	6
Driver On	Driver On-resistance		Ta=25°C	/LCD= 10V		2. 0	3.0	kΩ	7
DITAGLOU			V.co=8.0V	/LCD= 8V		3.0	4.5	КΩ	
Stand-by	Current	1000	During Power	Save mode		0. 05	5.0	uĄ	
		10012	Display			11	22		8
Operating	Current		V_cd=8V	V₀₀=2. 7V		. 5	10	uA	ð
			Accessing			170	340		9
		DD22	fcyc=200kHz	V _{DD} =2.7V	· · · ·	65	130		9
Input Terminal Capacitance		CIN	<u>Ta≕25°</u> C AO, D, CS, RES, C86, S P/S, T1, T2 Te	<u>Ia=25°</u> C AO, D ₀ ~D ₇ , RD, WR, CS, RES, C86, SI, SCL, P/S, T1, T2 Terminals		10		pF	
Operation	Clock	four	V _{DD} =5, 0V	· · · · · ·		400		kHz	
	Input	VDD1	V _{DD} -V _{ss}		2.4		5.5	v	
	Voltage	VDD2	V _{DD} -V _{SS} , used	Tripler	2.4		3. 3	v	10
	Output Volt.	Vour	Vss-VLCD, used	d Tripler	-6.6			۷	
	On -resistance	RTRI	VDD=3V;C=4.7u used Tripler	VDD=3V;C=4.7uF used Tripler		650	1100		
Voltage	Adjustment range of LCD Driving Volt	V _{out}	Tripler Circu	uit ″OFF″	V _{DD} -10		V⊳⊳-5. 0	V	11
Tripler	Voltage Follower	V5	Voltage Adjus C	stment ircuit "OFF"	V _{⊳⊳} -10		V _{DD} -5.0	۷	
			VDD=3. 3V, VLC	5 =8V		50	100		
Operating - Current -		Ιουτ2	COM/SEG Term.	Open,		14	28	uA	12
		louta	no Access Display check	k. pattern		13	.20		
	Voltage Reg.	VREG	Vpp-Vour=9V;	Га=25°С	1.25	2. 5	3. 75	۷	13
	Reference Current	REF	V _{DD} -V _{OUT} =9V;1	Га=25°С	4.7	6. 7	8.7	uA	

Note 5) NJU6580 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of D $_{\circ}$ to D $_{7}$ terminals.

Note 7) R _{0N} is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,12) Apply to current after "LCD Driving Voltage set.

Note 8) Apply to no access from the MPU and no use internal power supply circuits.

New Japan Radio Co., Ltd.

- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DD1X.
- Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


	Sta	tus		Operating	Condition		External	
SYMBOL	T1	T2	Internal	Voltage	Voltage	Voltage	Voltage Supply	
		12	Oscillator	Tripler	Adjustment	Follower	(Input Terminal)	
l _{out1}	L	*	Validity	Validity	Validity	Validity	Unuse	
Ιουτ2	н	L	Validity	Invalidity	Validity	Validity	Use(Vout)	* = Don't
louts	Н	H	Validity	Invalidity	Invalidity	Validity	Use(Vou⊤, V₅)	Care

Note 13) Apply to the precision of Voltage on each EVR steps.


MEASUREMENT BLOCK DIAGRAM : I OUT 1


JRC

Ra+Rb+Rc=2M Ω



Ra+Rb+Rc=2M Q







■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t _R	RES Terminal	1.0			us	14
Reset "L" Level Pulse Width	t _{Rw}		10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



				(V □	₀=5.0V±	10%, Ta=-20-	~75°C)
PAR	PARAMETER			MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	tans	10			
Address Set U	lp Time	Terminals	t _{Awe}	10]	
System Cycle		WR, RD	teres	200			
Control	WR, "L"	Terminals	t _{ccL} (W)	25			
Pulse Width	RD, "L"		tool (R)	80			
	"H"		t _{ccH}	90		1	n 0
Data Set Up T	ime		tose	60			ns
Data Hold Tim	18	D₀~D7	t _{она}	10			
RD Access Tim	10	Terminals	t _{ACC8}		70	CL=100pF	
Output Disable Time			toнs	0	30	or-ioobi	
Rise Time, Fall Time		CS, WR, RD AO, D∘∼D7 Terminals	t,,t,		15		


				(V	=2. 7V~4	. 5V, Ta=-20~	~75°C)
PARAMETER			SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	tahb	25			
Address Set U	lp Time	Terminals	tawe	25			
System Cycle		WR, RD	tcyce	400			
Control	WR, "L"	Terminals	t _{cc∟} (₩)	50			
Pulse Width	RD, "L"	Terminars	t _{ccL} (R)	200			
Fulse maan	″H″		t _{ссн}	220			
Data Set Up T	ime		tose	120			ns
Data Hold Tim	10	D°~D ¹	tонв	35			
RD Access Tim	10	Terminals	t _{accb}		140	CL=100pF	
Output Disabl	e Time		t _{онв}	0	35	or-roop	
Rise Time,Fal	l Time	CS,WR,RD AO,D₀~D7 Terminals	tr,tf		15		

Note 16) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 17) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



· Read/Write operation sequence (68 Type MPU)



Note 18) t crcs indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.


Note 19) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 20) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



Read/Write operation sequence (Serial Interface)



			(Vop=5	$0.00 \pm 10\%$	o, Ta=−20~75°	C)
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	ŪNIT
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCL Terminal	tsHW	150			
SCL "L" pulse width		tslw	150			
Address Set Up Time	AO Terminal	tsas	120			
Address Hold Time	AU Terminal	tsah	200			ns
Data Set Up Time	SI Terminal	tsos	120			
Data hold Time	ST Terminal	t _{sdh}	50			
CS-SCL Time		tcss	30			
US-SUL ITMU	Terminals	t _{csн}	400			
Rise Time,Fall Time	SCL, AO, CS , SI Terminals	tr,tf		15		


			(V.D.D	=2.7V~4	.5V, Ta=-20-	~75°C)
PARAMET	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle		tscvc	1000			
SCL "H" pulse width	SCL Terminal	ts∺w	300			
SCL "L" pulse width		tslw	300			
Address Set Up Time	AO Terminal	tsas	250			
Address Hold Time	AV Terunnan	tsah	400			ns
Data Set Up Time	SI Terminal	t _{sps}	250			
Data hold Time	SI Terminal	t _{sdh}	100			
CS-SCL Time	CS	t _{css}	60			
	Terminals	t _{сsн}	800			
Rise Time,Fall Time	SCL, AO, CS , SI Terminals	t,,t,		15		

Note 21) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 22) Each timing is specified based on $0.2xV_{PD}$ and $0.8xV_{PD}$.

New Japan Radio Co., Ltd.



LCD DRIVING WAVEFORM



5

Fig. 8




APPLICATION CIRCUIT

(1)Microprocessor Interface Examples

The NJU6580 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

%: C86 terminal must be fixed V $_{\text{DD}}$ or V $_{\text{SS}}$.



5

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.