# 40-Channel Symmetric Row Driver 

## Features

- $\mathrm{HVCMOS}^{\circledR}$ technology
- Symmetric row drive (reduces latent imaging in ACTFEL displays)
- Output voltage up to +240 V
- Low power level shifting
- Source/sink current minimum 70 mA
- Shift register speed 3.0 MHz
- Pin-programmable shift direction (DIR, SHIFT)


## General Description

The HV7224 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin $\left(\mathrm{DR}_{10} \mathrm{~A} / \mathrm{DR}_{10} \mathrm{~B}\right)$ is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The $\mathrm{DR}_{10} \mathrm{~A} /$ $\mathrm{DR}_{10} \mathrm{~B}$ can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, $D R_{10} A$ is the input and $D R_{10} B$ is the output. When DIR is grounded, $D R_{10} B$ is the input and the $D R_{10} A$ is the output. See the Output Sequence Operation Table for output sequence. The $\overline{\mathrm{POL}}$ and $\overline{\mathrm{OE}}$ pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to VPP if $\overline{\mathrm{POL}}$ is high, or to GND if $\overline{\mathrm{POL}}$ is low. All outputs will be in High-Z state if $\overline{\mathrm{OE}}$ is at logic high. Data output buffers are provided for cascading devices.

## Functional Block Diagram



Ordering Information

| Device | Package Option |
| :---: | :---: |
|  | 64-Lead PQFP (3-sided) |
|  | 20.00x14.00mm body |
|  | 3.40 mm height (max) |
| 0.80mm pitch |  |
|  | 3.90mm footprint |
| HV7224 | HV7224PG-G |

-G indicates package is RoHS compliant ('Green')

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}$ | -0.5 V to +260 V |
| Logic input levels | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Continuous total power dissipation ${ }^{1}$ | 1200 mW |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature 1.6 mm <br> case for 10 seconds | $260^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Note:

1. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to maximum operating temperature at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.


Pin Configuration


64-Lead PQFP (3-sided) (PG)
(top view)

## Product Marking



L = Lot Number
YY = Year Sealed WW = Week Sealed
C = Country of Origin
A = Assembler ID
$\qquad$ = "Green" Packaging
Package may or may not include the following marks: Si or 37
64-Lead PQFP (3-sided) (PG)

Recommended Operating Conditions

| Sym | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | High voltage supply ${ }^{1}$ | 0 | 240 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock frequency | - | 3.0 | MHz |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{O}}$ | High voltage output current | - | $\pm 70$ | mA |
| $\mathrm{I}_{\mathrm{OD}}$ | Allowable pulsed current through output diode | - | $\pm 300$ | mA |

## Note:

1. Output will not switch at $V_{P P}=O V$.

Power-up sequence should be the following:

1. Connect ground.
2. Apply $V_{D D}$.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply $V_{P P}$

The $V_{P P}$ should not drop below $V_{D D}$ or float during operation.
Power-down sequence should be the reverse of the above.

| Sym | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {D }}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  | - | 10 | mA | $\mathrm{f}_{\mathrm{CLK}}=3.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
| $I_{\text {PP }}$ | $\mathrm{V}_{\mathrm{PP}}$ supply current |  | - | 2.0 | mA | All outputs low or High-Z |
|  |  |  | - | 4.0 | mA | One output high ${ }^{1}$ |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply cur |  | - | 100 | $\mu \mathrm{A}$ | All $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | $\mathrm{HV}_{\text {OUt }}$ | 190 | - | V | $\mathrm{I}_{\mathrm{O}}=-70 \mathrm{~mA}$ |
|  |  | DATA OUT | 4.5 | - | V | $\mathrm{I}_{0}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output | $\mathrm{HV}_{\text {OUT }}$ | - | 50 | V | $\mathrm{I}_{0}=+70 \mathrm{~mA}$ |
|  |  | DATA OUT | - | 0.5 | V | $\mathrm{I}_{\mathrm{O}}=+100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level logic input current |  | - | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{1}$ | Low-level logic input current |  | - | -1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {SAT }}$ | $\mathrm{HV}_{\text {OUT }}$ saturation current | P-channel | -80 | - | mA | --- |
|  |  | N-channel | 75 | - | mA | --- |

## Note:

1. Only one output can be turned on at a time.

## AC Electrical Characteristics

| Sym | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 3.0 | MHz | Per register, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $t_{\text {wh }}, \mathrm{t}_{\mathrm{wL}}$ | Clock width high or low | 150 | - | ns | --- |
| $\mathrm{t}_{\text {SUD }}$ | Data set-up time before clock rises | 50 | - | ns | --- |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold time after clock rises | 50 | - | ns | --- |
| $\mathrm{t}_{\text {SUC }}$ | $\mathrm{HV}_{\text {out }}$ delay from clock rises ( $\mathrm{Hi}-\mathrm{Z}$ to H or L) | - | 1.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {SUE }}$ | $\mathrm{HV}_{\text {OUT }}$ delay from $\overline{\text { Output Enable falls }}$ | - | 600 | ns | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{HC}}$ | $\mathrm{HV}_{\text {out }}$ delay from clock rises ( H or L to $\mathrm{Hi}-\mathrm{Z}$ ) | - | 2.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {HE }}$ | $\mathrm{HV}_{\text {OUT }}$ delay from $\overline{\text { Output Enable rises }}$ | - | 600 | ns | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data output falls* | - | 250 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data output rises* | - | 250 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {ONF }}$ | HV ${ }_{\text {OUt }}$ fall time | - | 2.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {ONR }}$ | $\mathrm{HV}_{\text {OUT }}$ rise time | - | 2.0 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=330 \mathrm{pF} / / \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {pow }}$ | $\overline{\text { POL }}$ pulse width | 3.0 | - | $\mu \mathrm{s}$ | --- |
| $\mathrm{t}_{\text {OEW }}$ | Output Enable pulse width | 3.0 | - | $\mu \mathrm{s}$ | --- |
| SR | Slew rate, $\mathrm{V}_{\text {PP }}$ | - | 45 | $\mathrm{V} / \mu \mathrm{s}$ | One active output driving 4.7nF load |

## Note:

* The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to $t_{w H}{ }^{\circ}$


## Input and Output Equivalent Circuits



## Switching Waveforms



Function Table

| //O Relations | Inputs |  |  |  |  | HV Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLK | DIR | S/R DATA | $\overline{\text { POL }}$ | $\overline{\mathbf{O E}}$ |  |
| O/P HIGH | X | X | H | H | H |  |
| O/P OFF | X | X | L | X | L | $\mathrm{HIGH}-\mathrm{Z}$ |
| O/P LOW | X | X | H | L | L | L |
| O/P OFF | X | X | X | X | H | All O/P HIGH-Z |

## Notes:

$H=$ logic high level, $L=$ logic low level, $X=$ irrelevant
Data input ( $D R_{10}$ ) loaded on the low-to-high transition of the clock.
Only one active output can be set at a time.
Output Sequence Operation Table

| DIR | SHIFT | Data Reset In | Data Reset Out | HV out $^{\text {\# Sequence }}$ | Direction* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $\mathrm{DR}_{10} \mathrm{~B}$ | $\mathrm{DR}_{10} \mathrm{~A}^{1}$ | $40 \rightarrow 1$ | $\checkmark$ |
| H | L | $\mathrm{DR}_{10} \mathrm{~A}$ | $\mathrm{DR}_{10} \mathrm{~B}^{2}$ | $1 \rightarrow 40$ | $\checkmark$ |
| L | H | $\mathrm{DR}_{10} \mathrm{~B}$ | $\mathrm{DR}_{10} \mathrm{~A}^{1}$ | $20 \rightarrow 1 \rightarrow 40 \rightarrow 21$ | $\sim$ |
| H | H | $\mathrm{DR}_{10} \mathrm{~A}$ | $\mathrm{DR}_{10} \mathrm{~B}^{2}$ | $21 \rightarrow 40 \rightarrow 1 \rightarrow 20$ | $\checkmark$ |

## Notes:

* Reference to package outline or chip layout drawing.

1. $D R_{10} A$ is $D R_{10} B$ delayed by 40 clock pulses.
2. $D R_{10} B$ is $D R_{10} A$ delayed by 40 clock pulses.

Pin Descriptions - 64-Lead PQFP (3-sided) (PG) Option A

| Pin \# | Function | Pin \# | Function | Pin \# | Function | Pin \# | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {Out }} 1 / 40$ | 17 | HV ${ }_{\text {Out }} 17 / 24$ | 33 | N/C | 49 | HV out $25 / 16$ |
| 2 | $\mathrm{HV}_{\text {Out }} 2 / 39$ | 18 | $\mathrm{HV}_{\text {OUT }} 18 / 23$ | 34 | $\mathrm{DR}_{10} \mathrm{~B}$ | 50 | $\mathrm{HV}_{\text {OuT }} 26 / 15$ |
| 3 | $\mathrm{HV}_{\text {Out }} 3 / 38$ | 19 | $\mathrm{HV}_{\text {OUT }} 19 / 22$ | 35 | $\overline{\mathrm{OE}}$ | 51 | $\mathrm{HV}_{\text {Out }} 27 / 14$ |
| 4 | $\mathrm{HV}_{\text {out }} 4 / 37$ | 20 | $\mathrm{HV}_{\text {out }} 20 / 21$ | 36 | N/C | 52 | $\mathrm{HV}_{\text {out }} 28 / 13$ |
| 5 | $\mathrm{HV}_{\text {out }} 5 / 36$ | 21 | VPP | 37 | $\overline{\text { POL }}$ | 53 | $\mathrm{HV}_{\text {out }} 29 / 12$ |
| 6 | $\mathrm{HV}_{\text {out }} 6 / 35$ | 22 | N/C | 38 | N/C | 54 | $\mathrm{HV}_{\text {OUT }} 30 / 11$ |
| 7 | $\mathrm{HV}_{\text {out }} 7 / 34$ | 23 | GND (Power) | 39 | VDD | 55 | $\mathrm{HV}_{\text {OUT }} 31 / 10$ |
| 8 | $\mathrm{HV}_{\text {out }} 8 / 33$ | 24 | GND (Logic) | 40 | N/C | 56 | $\mathrm{HV}_{\text {OUT }} 32 / 9$ |
| 9 | $\mathrm{HV}_{\text {out }} 9 / 32$ | 25 | DIR | 41 | GND (Logic) | 57 | $\mathrm{HV}_{\text {OUT }} 33 / 8$ |
| 10 | $\mathrm{HV}_{\text {Out }} 10 / 31$ | 26 | VDD | 42 | GND (Power) | 58 | $\mathrm{HV}_{\text {out }} 34 / 7$ |
| 11 | HV ${ }_{\text {Out }} 11 / 30$ | 27 | CLK | 43 | N/C | 59 | $\mathrm{HV}_{\text {OUT }} 35 / 6$ |
| 12 | HV ${ }_{\text {Out }} 12 / 29$ | 28 | N/C | 44 | VPP | 60 | $\mathrm{HV}_{\text {OUT }} 36 / 5$ |
| 13 | HV ${ }_{\text {Out }} 13 / 28$ | 29 | SHIFT | 45 | $\mathrm{HV}_{\text {out }}{ }^{21 / 20}$ | 61 | $\mathrm{HV}_{\text {OUT }} 37 / 4$ |
| 14 | $\mathrm{HV}_{\text {Out }} 14 / 27$ | 30 | N/C | 46 | $\mathrm{HV}_{\text {out }} 22 / 19$ | 62 | $\mathrm{HV}_{\text {OUT }} 38 / 3$ |
| 15 | HV ${ }_{\text {Out }} 15 / 26$ | 31 | $\mathrm{DR}_{10} \mathrm{~A}$ | 47 | $\mathrm{HV}_{\text {Out }} 23 / 18$ | 63 | $\mathrm{HV}_{\text {OUT }} 39 / 2$ |
| 16 | $\mathrm{HV}_{\text {Out }} 16 / 25$ | 32 | N/C | 48 | $\mathrm{HV}_{\text {out }} 24 / 17$ | 64 | $\mathrm{HV}_{\text {OUT }} 40 / 1$ |

## Note:

Pin designation for DIR $H / L$, Shift $=L$
Example: For DIR $=H$, pin 1 is $H V_{\text {out }} 1$

$$
\text { For } D I R=L \text {, pin } 1 \text { is } H V_{\text {out }} 40
$$

Pin Descriptions - 64-Lead PQFP (3-sided) (PG) Option B

| Pin \# | Function |
| :---: | :---: |
| 1 | $\mathrm{HV}_{\text {ouT }} 20 / 21$ |
| 2 | $\mathrm{HV}_{\text {ouT }} 19 / 22$ |
| 3 | $\mathrm{HV}_{\text {out }} 18 / 23$ |
| 4 | $\mathrm{HV}_{\text {ouT }} 17 / 24$ |
| 5 | $\mathrm{HV}_{\text {out }} 16 / 25$ |
| 6 | $\mathrm{HV}_{\text {ouT }} 15 / 26$ |
| 7 | $\mathrm{HV}_{\text {out }} 14 / 27$ |
| 8 | $\mathrm{HV}_{\text {out }} 13 / 28$ |
| 9 | $\mathrm{HV}_{\text {out }} 12 / 29$ |
| 10 | $\mathrm{HV}_{\text {out }} 11 / 30$ |
| 11 | $\mathrm{HV}_{\text {out }} 10 / 31$ |
| 12 | $\mathrm{HV}_{\text {out }} 9 / 32$ |
| 13 | $\mathrm{HV}_{\text {out }} 8 / 33$ |
| 14 | $\mathrm{HV}_{\text {out }} 7 / 34$ |
| 15 | $\mathrm{HV}_{\text {ouT }} 6 / 35$ |
| 16 | $\mathrm{HV}_{\text {out }} 5 / 36$ |


| Pin \# | Function |
| :---: | :---: |
| 17 | $\mathrm{HV}_{\text {OUT }} 4 / 37$ |
| 18 | $\mathrm{HV}_{\text {out }} 3 / 38$ |
| 19 | $\mathrm{HV}_{\text {out }} 2 / 39$ |
| 20 | $\mathrm{HV}_{\text {out }} 1 / 40$ |
| 21 | VPP |
| 22 | N/C |
| 23 | GND (Power) |
| 24 | GND (Logic) |
| 25 | DIR |
| 26 | VDD |
| 27 | CLK |
| 28 | N/C |
| 29 | SHIFT |
| 30 | N/C |
| 31 | DR ${ }_{\text {IO }} \mathrm{A}$ |
| 32 | N/C |


| Pin \# | Function |
| :---: | :---: |
| 33 | $\mathrm{~N} / \mathrm{C}$ |
| 34 | $\mathrm{DR}_{10} \mathrm{~B}^{2}$ |
| 35 | $\overline{\mathrm{OE}}$ |
| 36 | $\mathrm{~N} / \mathrm{C}$ |
| 37 | $\overline{\mathrm{POL}}$ |
| 38 | $\mathrm{~N} / \mathrm{C}$ |
| 39 | VDD |
| 40 | $\mathrm{~N} / \mathrm{C}$ |
| 41 | GND (Logic) |
| 42 | $\mathrm{GND}^{\text {(Power) }}$ |
| 43 | $\mathrm{~N} / \mathrm{C}$ |
| 44 | VPP |
| 45 | $\mathrm{HV}_{\text {out }} 40 / 1$ |
| 46 | $\mathrm{HV}_{\text {out }} 39 / 2$ |
| 47 | $\mathrm{HV}_{\text {out }} 38 / 3$ |
| 48 | $\mathrm{HV}_{\text {out }} 37 / 4$ |


| Pin \# | Function |
| :---: | :---: |
| 49 | $\mathrm{HV}_{\text {out }} 36 / 5$ |
| 50 | $\mathrm{HV}_{\text {out }} 35 / 6$ |
| 51 | $\mathrm{HV}_{\text {out }} 34 / 7$ |
| 52 | $\mathrm{HV}_{\text {out }} 33 / 8$ |
| 53 | $\mathrm{HV}_{\text {out }} 32 / 9$ |
| 54 | $\mathrm{HV}_{\text {ouT }} 31 / 10$ |
| 55 | $\mathrm{HV}_{\text {ouT }} 30 / 11$ |
| 56 | $\mathrm{HV}_{\text {ouT }} 29 / 12$ |
| 57 | $\mathrm{HV}_{\text {out }} 28 / 13$ |
| 58 | $\mathrm{HV}_{\text {ouT }} 27 / 14$ |
| 59 | $\mathrm{HV}_{\text {ouT }} 26 / 15$ |
| 60 | $\mathrm{HV}_{\text {ouT }} 25 / 16$ |
| 61 | $\mathrm{HV}_{\text {ouT }} 24 / 17$ |
| 62 | $\mathrm{HV}_{\text {ouT }} 23 / 18$ |
| 63 | $\mathrm{HV}_{\text {ouT }} 22 / 19$ |
| 64 | $\mathrm{HV}_{\text {ouT }} 21 / 20$ |

## Note:

Pin designation for DIR $H / L$, Shift $=H$
Example: For DIR $=H$, pin 1 is $\mathrm{HV}_{\text {out }} 20$
For DIR $=L$, pin 1 is $H V_{\text {out }} 21$

## 64-Lead PQFP (3-sided) Package Outline (PG)

## $20.00 \times 14.00 \mathrm{~mm}$ body, 3.40 mm height (max), 0.80 mm pitch, 3.90 mm footprint



View B

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. The leads on this side are trimmed.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | L3 | $\theta$ | 01 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Dimen- } \\ & \text { sion } \\ & (\mathrm{mm}) \end{aligned}$ | MIN | 2.80 | 0.25 | 2.55 | 0.30 | 22.25 | 19.80 | 17.65 | 13.80 | $\begin{aligned} & 0.80 \\ & \text { BSC } \end{aligned}$ | 0.73 | $\begin{aligned} & 1.95 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.55 \\ & \text { REF } \end{aligned}$ | $0^{\circ}$ | $5^{\circ}$ |
|  | NOM | - | - | 2.80 | - | 22.50 | 20.00 | 17.90 | 14.00 |  | 0.88 |  |  |  | $3.5{ }^{\circ}$ | - |
|  | MAX | 3.40 | 0.50 | 3.05 | 0.45 | 22.75 | 20.20 | 18.15 | 14.20 |  | 1.03 |  |  |  | $7^{\circ}$ | $16^{\circ}$ |

Drawings not to scale.
Supertex Doc. \#: DSPD-64PQFPPG, Version NR090608.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

