High Voltage Dual EL Lamp Driver IC

Features

- ▶ Independent input control for lamp selection
- Split supply capability
- Patented output timing
- One miniature inductor to power both lamps
- Low shutdown current
- ▶ Wide input voltage range 2.0 to 5.8V
- Output voltage regulation
- No SCR output
- Available in small packages (10-lead MSOP and 10-lead DFN)

Applications


- Mobile cellular phones, dual display
- Keypad and LCD backlighting
- Portable instrumentation
- Dual segment lamps
- ▶ Hand held wireless communication devices

General Description

The Supertex HV839 is a high voltage driver designed for driving two EL lamps with a combined area of 3.5in^2 . The input supply voltage range is from 2.0 to 5.8V. The device is designed to reduce the amount of audible noise emitted by the lamp. This device uses a single inductor and minimum number of passive components to drive two EL lamps. The nominal regulated output voltage of ±90V is applied to the EL lamps. The two EL lamps can be turned ON and OFF by the two logic input control pins, C1 and C2. The device is disabled when both C1 and C2 (pins 1 and 4) are at logic low.

The HV839 has an internal oscillator, a switching MOSFET, and two high voltage EL lamp drivers. An external resistor connected between the RSW-Osc pin and the voltage supply pin VDD sets the frequency for the switching MOSFET. The EL lamp driver frequency is set by dividing the MOSFET switching frequency by 128. An external inductor is connected between the LX and the VDD pins. Depending on the EL lamp size, a 1.0 to 10.0nF, 100V capacitor is connected between CS and GROUND. The two EL lamps are connected between EL1 to COM and EL2 to COM. The switching MOSFET charges the external inductor and discharges it into the capacitor at CS. The voltage at CS increases. Once the voltage at CS reaches a nominal value of 90V, the switching MOSFET is turned OFF to conserve power. The outputs EL1 to COM and EL2 to COM are configured as H bridges and switch in opposite states to achieve 180V across the EL lamp.

Typical Application Circuit



1. The bigger sized lamp should be tied to EL1 and the smaller sized lamp to EL2 terminals (pins 10 and 9 respectively)

Ordering Information

I		Package Options								
	Device	10-Lead DFN 3.00x3.00mm body 1.0mm height (max) 0.50mm pitch	10-Lead MSOP 3.00x3.00mm body 1.10mm height (max) 0.50mm pitch							
	HV839	HV839K6-G	HV839MG-G							

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings

Parameter	Value
V _{DD} , supply voltage	-0.5V to +7.5V
V _{cs} , output voltage	-0.5V to +120V
Storage temperature	-65°C to +150°C
Operating temperature	-40°C to +85°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Thermal Resistance

Package	$ heta_{ja}$
10-Lead DFN	60°C/W
10-Lead MSOP	400°C/W


Note:

Mounted on FR4 board, (25mm x 25mm x 1.57mm)

Pin Configurations



10-Lead DFN (K6)




Product Marking



Y = Last Digit of Year Sealed
W = Code for Week Sealed
L = Lot Number
____ = "Green" Packaging

Package may or may not include the following marks: Si or

10-Lead DFN (K6)



Package may or may not include the following marks: Si or **10-Lead MSOP (MG)**


Recommended Operating Conditions

Sym	Parameter	Min	Тур	Max	Units	Conditions
V _{DD}	Supply voltage	2.0	-	5.8	V	
T _A	Operating temperature	-40	-	85	°C	

DC Electrical Characteristics (Over recommended operating conditions unless otherwise specified. V_{DD} = 2.6 to 5.5V, T_{A} = 25°C)

Sym	Parameter	Min	Тур	Max	Units	Conditions
R _{DS(ON)}	On resistance switching transformer	-	-	6.0	Ω	I = 100mA
V _{DD}	Input voltage range	2.0	_	5.8	V	
V _{cs}	Output regulation voltage	80	90	100	V	V _{DD} = 2.0 to 5.8V
V _{DIFF}	Differential peak to peak voltage (EL1 to COM, EL2 to COM)	160	180	200	V	V _{DD} = 2.0 to 5.8V
	Ouignment V cumply current	-	-	150	nA	C1 = C2 = 0 to 0.1V
DDQ	Quiescent V _{DD} supply current	-	-	500	nA	C1 = C2 = 0.1 to 0.3V
I _{DD}	Input current to the VDD pin	-	-	190	μA	V _{DD} = 2.0 to 5.8V
	Input current including inductor current when	-	-	60	mA	$V_{IN} = 3.0V$, See Fig. 1 $T_{A} = -40^{\circ}C$ to +85°C
l _{IN}	driving both lamps	1	45	53	mA	$V_{IN} = 3.0V$, See Fig. 1 $T_A = +25^{\circ}C$
V _{cs}	Output voltage on VCS when driving both lamps	-	76.2	-	V	V _{IN} = 3.0V, See Fig. 1
V _{DIFF}	Differential output peak to peak voltage (EL1 to COM, EL2 to COM)	ı	152.4	-	V	V _{IN} = 3.0V, See Fig. 1
$f_{\scriptscriptstyle{EL}}$	V _{DIF} output drive frequency	440	500	560	kHz	V _{IN} = 3.0V, See Fig. 1
f _{sw}	Switching transistor frequency	56.3	64	71.7	kHz	V _{IN} = 3.0V, See Fig. 1
f _{SW DRIFT}	Switching transistor frequency drift	-	_	±5.0	kHz	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$
D	Switching transistor duty cycle	85	-	89	%	
I	Input logic low current going into the control pin		-	-0.6	μA	V _{DD} = 2.0 to 5.8V
I _{IH}	Input logic high current going into the control pin	-	-	0.6	μA	V _{DD} = 2.0 to 5.8V
V _{EN-L}	Logic input low voltage	0	-	0.3	V	
V _{EN-H}	Logic input high voltage	1.5	-	V _{DD}	V	


Functional Block Diagram



Function Table

C1	C2	EL1	EL2	СОМ	IC
0	0	Hi Z	Hi Z	Hi Z	OFF
0	1	Hi Z	ON	ON	ON
1	0	ON	Hi Z	ON	ON
1	1	ON	ON	ON	ON

Fig. 1: Test Circuit



- 1. or any (equivalent or better) > 90V, fast recovery diode
- 2. Murata LQH32CN221K21
- 3. The bigger sized lamp should be tied to EL1 and the smaller sized lamp to EL2 terminals (pins 10 and 9 respectively)


Device	Lamp	$V_{IN} = V_{DD}$	I _{IN}	V _{cs}	f _{EL}	Brightness	
HV839MG-G or	EL1	2.0\/	29.6mA	85.8	500Hz	13.68ft-lm	
HV839K6-G	Both EL1 and EL2 ON	3.0V	45.0mA	76.2	300HZ	12.66ft-lm	

Split Supply Configuration

The HV839 can be used in applications operating from a battery where a regulated voltage is available. This is shown in Fig. 2. The regulated voltage can be used to drive the internal logic of HV839. The amount of current used to drive

the internal logic is less than 190µA. Therefore, the regulated voltage could easily provide the current without being loaded down.

Fig. 2: Split Supply Configuration




1. The bigger sized lamp should be tied to EL1 and the smaller sized lamp to EL2 terminals (pins 10 and 9 respectively)

Audible Noise Reduction

This section describes a method (patented) developed at Supertex to reduce the audible noise emitted by the EL lamps used in application sensitive to audible noise. The waveform takes the shape of approximately 2RC time constants for rising and 2RC time constants for falling, where C is the capacitance of the EL lamp, and R is the external resistor, $R_{\rm SER}$ connected in series with the EL lamp.


Fig. 3 shows a general circuit schematic that uses the series resistors, $R_{\rm SER1}$ and $R_{\rm SER2}$, for each of the EL lamps. $R_{\rm SER1}$ and $R_{\rm SER2}$ are connected in series with the EL lamp. The audible noise can be set a desirable level by selecting the resistances for $R_{\rm SER1}$ and $R_{\rm SER2}$. It is important to note that addition of these external resistors will reduce the voltage across the EL lamp, and hence the brightness of the EL lamp.


Fig. 3: Typical Application Circuit For Audible Noise Reduction





1. The bigger sized lamp should be tied to EL1 and the smaller sized lamp to EL2 terminals (pins 10 and 9 respectively)


Typical Performance Curves (EL1 Lamp = $1.3in^2$, EL2 Lamp = $0.93in^2$, $V_{DD} = 3.0V$)












Pin Description

Pin#	Name	Function
1	C1	Enable input signal for EL lamp 1. Logic high will turn ON the EL lamp 1 and logic low will turn it OFF. Refer to the Function Table.
2	VDD	Input supply voltage pin.
3	RSW-Osc	External resistor connection to set both the switching MOSFET frequency and EL Lamp frequency. The external resistor should be connected between this pin and the VDD pin. The EL lamp frequency is switching frequency divided by 128. The switching frequency increases as the value of $R_{\text{SW-OSC}}$ decreases. A 220k Ω resistor will provide a switching frequency of 64.0kHz, and an EL lamp frequency of 500Hz. To change the frequency to f_{EL1} , the value of the resistor $R_{\text{SW-OSC1}}$ can be determined as: $R_{\text{SW-OSC1}} = (220 \times 500) / f_{\text{EL1}} \text{ k}\Omega$.
4	C2	Enable input signal for EL lamp 2. Logic high will turn ON the EL lamp 2 and logic low will turn it OFF. Refer to the Function Table.
5	GND	IC Ground Pin.
6	LX	External inductor connection to boost the low input voltage using inductive flyback. Connect an inductor between VIN and this pin. Also connect a high voltage fast recovery diode between this pin and the CS pin. The anode of the diode needs to be connected to the LX pin and the cathode to the CS pin. In general, small valued inductors, which can handle more current, are more suitable for driving large sized lamps. As the inductor value decreases, the switching frequency should be increased to avoid saturation.
		When the switching MOSFET is turned ON, the inductor is being charged. When the MOSFET is turned OFF, the energy stored in the inductor is transferred to the high voltage capacitor connected at the CS pin.
7	CS	Connect a 100V capacitor between this pin and GND. This capacitor stores the energy transferred from the inductor.
8	COM	Common connection for both EL lamps. Connect one end of both the lamps to this pin.
9	EL2	EL lamp 2 connection. For optimum performance, the smaller of the two lamps should be connected to this pin.
10	EL1	EL lamp 1 connection. For optimum performance, the larger of the two lamps should be connected to this pin.

10-Lead DFN Package Outline (K6)

3.00x3.00mm body, 1.00mm height (max), 0.50mm pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symb	ol	Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.80	0.00		0.18	2.85*	2.20	2.85*	1.40	0.50	0.30	0.00*	0 °
Dimension (mm)	NOM	0.90	0.02	0.20 REF	0.25	3.00	-	3.00	-	0.50 BSC	0.40	-	-
(11111)	MAX	1.00	0.05	'\-'	0.30	3.15*	2.70	3.15*	1.75		0.50	0.15	14º

JEDEC Registration MO-229, Variation VEED-5, Issue C, Aug. 2003.


Drawings not to scale.

Supertex Doc. #: DSPD-10DFNK63X3P050, Version B041309.

^{*} This dimension is not specified in the JEDEC drawing.

10-Lead MSOP Package Outline (MG)

3.00x3.00mm body, 1.10mm height (max), 0.50mm pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	E	E1	е	L	L1	L2	θ	θ1	
Dimen-	MIN	0.75*	0.00	0.75	0.17	2.80*	4.65*	2.80*		0.40	0.40	0.95		0 °	5°
sion	NOM	-	-	0.85	-	3.00	4.90	3.00	0.50 BSC	0.60	160			-	-
(mm)	MAX	1.10	0.15	0.95	0.33	3.20*	5.15*	3.20*		0.80			8 º	15°	

JEDEC Registration MO-187, Variation BA, Issue E, Dec. 2004.

Drawings are not to scale.

Supertex Doc. #: DSPD-10MSOPMG, Version F041309

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.