# High Voltage Dual EL Lamp Driver 

## Features

- Independent input control for lamp selection
- Split supply capability
- Patented output timing
- One miniature inductor to power both lamps
- Low shutdown current
- Wide input voltage range 2.0 to 5.8 V
- Output voltage regulation
- No SCR output
- Available in small packages (10-Lead DFN and MSOP)


## Applications

- Mobile cellular phones, dual display
- Keypad and LCD backlighting
- Portable instrumentation
- Dual segment lamps
- Hand held wireless communication devices


## General Description

The Supertex HV841 is a high voltage driver designed for driving two EL lamps with a combined area of 3.5 square inches. The input supply voltage range is from 2.0 V to 5.8 V . The device is designed to reduce the amount of audible noise emitted by the lamp. This device uses a single inductor and minimum number of passive components to drive two EL lamps. The nominal regulated output voltage of $\pm 100 \mathrm{~V}$ is applied to the EL lamps. The chip can be enabled/ disabled by connecting C1 and C2 (pins 1 and 4) to VEN/ Ground.
The HV841 has an internal oscillator, a switching MOSFET, and two high voltage EL lamp drivers. An external resistor connected between the RSW-Osc and the voltage supply pin VDD sets the frequency for the switching MOSFET. The EL lamp driver frequency is set by dividing the MOSFET switching frequency by 128 . An external inductor is connected between the LX and the VDD pins. Depending on the EL lamp size, a 1.0 to $10.0 \mathrm{nF}, 200 \mathrm{~V}$ capacitor is connected between CS and Ground. The two EL lamps are connected between EL1 to COM and EL2 to COM.
The switching MOSFET charges the external inductor and discharges it into the capacitor at CS. The voltage at CS increases. Once the voltage at CS reaches a nominal value of 100 V , the switching MOSFET is turned off to conserve power. The outputs EL1 to COM and EL2 to COM are configured as H bridges and switch in opposite states to achieve 200 V across the EL lamp.

## Typical Application Circuit



## Ordering Information

| Device | Package Options |  |
| :---: | :---: | :---: |
|  | 10-Lead DFN <br> $3.00 \times 3.00 \mathrm{~mm}$ body 1.00 mm height (max) 0.50 mm pitch | 10-Lead MSOP <br> $3.00 \times 3.00 \mathrm{~mm}$ body <br> 1.10 mm height (max) 0.50 mm pitch |
| HV841 | HV841K6-G | HV841MG-G |



## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +7.5 V |
| Supply voltage, $\mathrm{V}_{\mathrm{CS}}$ | -0.5 to +120 V |
| Operating ambient temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground, GND

## Thermal Resistance

| Package | $\boldsymbol{\theta}_{j a}$ |
| :---: | :---: |
| $10-$ Lead DFN |  |
| 10-Lead MSOP* | $60^{\circ} \mathrm{C} / \mathrm{W}$ |

* Mounted on FR4 board, $25 \mathrm{~mm} \times 25 \mathrm{~mm} \times 1.57 \mathrm{~mm}$


## Pin Configurations


(Pads are on the bottom of the package.)


## Product Marking

| H841 <br> Y W L L | Y = Last Digit of Year Sealed <br> W = Code for Week Sealed <br> L = Lot Number |
| :--- | :--- |
| $=$ "Green" Packaging |  |

10-Lead DFN (K6)


10-Lead MSOP (MG)

## Recommended Operating Conditions

| Sym | Parameter | Min | Typ | Max | Units |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 2.0 | - | 5.8 | V | --- |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ | --- |

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

## Electrical Characteristics

DC Characteristics (Over operating conditions unless otherwise specified, $T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DS(ON) }}$ | On-resistance of switching transistor | - | - | 6.0 | $\Omega$ | $\mathrm{I}=100 \mathrm{~mA}$ |
| $V_{D D}$ | Input voltage range | 2.0 | - | 5.8 | V | --- |
| $\mathrm{V}_{\text {cs }}$ | Output regulation voltage | 90 | 100 | 110 | V | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.8 V |
| $\mathrm{V}_{\text {DIFF }}$ | Differential output peak to peak voltage (EL1 to COM, EL2 to COM) | 180 | 200 | 220 | V | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.8 V |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent VDD supply current | - | - | 150 | nA | $\mathrm{C}_{1}=\mathrm{C}_{2}=0$ to 0.1 V |
|  |  | - | - | 500 | nA | $\mathrm{C}_{1}=\mathrm{C}_{2}=0.1$ to 0.3 V |
| $\mathrm{I}_{\mathrm{DD}}$ | Input current into the VDD pin | - |  | 190 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.8 V |
| $\mathrm{f}_{\mathrm{EL}}$ | $\mathrm{V}_{\text {DIFF }}$ output drive frequency | 215 | 244 | 273 | Hz | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$. See Figure 1. |
| $\mathrm{f}_{\text {sw }}$ | Switching transistor frequency | 27.5 | 31.2 | 34.9 | kHz | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$. See Figure 1. |
| D | Switching transistor duty cycle | 85 | - | 89 | \% | --- |
| $I_{1 L}$ | Input logic low current going into the control pin | - | - | -0.6 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.8 V |
| $\mathrm{I}_{\mathrm{H}}$ | Input logic low current going into the control pin | - | - | 0.6 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.8 V |
| $\mathrm{V}_{\text {EN-L }}$ | Logic input low voltage | 0 | - | 0.3 | V | --- |
| $\mathrm{V}_{\text {EN-H }}$ | Logic input high voltage | 1.5 | - | $V_{D D}$ | V | --- |

Function Table

| $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{EL}_{1}$ | $\mathrm{EL}_{2}$ | $\mathbf{C O M}$ | IC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | HiZ | HiZ | $\mathrm{Hi} Z$ | OFF |
| 0 | 1 | HiZ | ON | ON | ON |
| 1 | 0 | ON | $\mathrm{Hi} Z$ | ON | ON |
| 1 | 1 | ON | ON | ON | ON |

## Functional Block Diagram



Figure 1: Test Circuit


## Split Supply Configuration

The HV841 can be used in applications operating from a battery where a regulated voltage is available. This is shown in Figure 2. The regulated voltage can be used to drive the internal logic of HV841. The amount of current used to drive
the internal logic is less than $190 \mu \mathrm{~A}$. Therefore, the regulated voltage could easily provide the current without being loaded down.

## Figure 2: Split Supply Configuration



1. The bigger sized lamp should be tied to EL1 and the smaller sized lamp to EL2 terminals (pins 10 and 9 respectively)

## Audible Noise Reduction

This section describes a method (patented) developed at Supertex to reduce the audible noise emitted by the EL lamps used in application sensitive to audible noise. The waveform takes the shape of approximately $2 R C$ time constants for rising and 2RC time constants for falling, where $C$ is the capacitance of the EL lamp, and $R$ is the external resistor, $R_{\text {SER }}$ connected in series with the EL lamp.

Figure 3 shows a general circuit schematic that uses the series resistors, $R_{\text {SER } 1}$ and $R_{\text {SER } 2}$, for each of the EL lamps. $R_{\text {SER } 1}$ and $R_{\text {SER } 2}$ are connected in series with the EL lamp. The audible noise can be set a desirable level by selecting the resistances for $\mathrm{R}_{\text {SER } 1}$ and $\mathrm{R}_{\text {SER2 }}$. It is important to note that addition of these external resistors will reduce the voltage across the EL lamp, and hence the brightness of the EL lamp.

Figure 3: Typical Application Circuit For Audible Noise Reduction


Pin Configuration and Description

| Pin \# | Name | Function |
| :---: | :---: | :--- |
| 1 | C1 | Enable input signal for EL lamp 1. Logic high will turn ON the EL lamp 1 and logic low will turn it <br> OFF. Refer to the Function Table. |
| 2 | VDD | Input supply voltage pin. |

## 10-Lead DFN Package Outline (K6)

## $3.00 \times 3.00 \mathrm{~mm}$ body, 1.00 mm height (max), 0.50 mm pitch



Side View


Bottom View


View B

## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15 mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

| Symbol |  | A | A1 | A3 | b | D | D2 | E | E2 | e | L | L1 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.80 | 0.00 | $\begin{aligned} & 0.20 \\ & \text { REF } \end{aligned}$ | 0.18 | 2.85* | 2.20 | 2.85* | 1.40 | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.30 | 0.00* | $0^{\circ}$ |
|  | NOM | 0.90 | 0.02 |  | 0.25 | 3.00 | - | 3.00 | - |  | 0.40 | - | - |
|  | MAX | 1.00 | 0.05 |  | 0.30 | 3.15* | 2.70 | 3.15* | 1.75 |  | 0.50 | 0.15 | $14^{\circ}$ |

JEDEC Registration MO-229, Variation VEED-5, Issue C, Aug. 2003.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings not to scale.
Supertex Doc. \#: DSPD-10DFNK63X3P050, Version A101008.

## 8-Lead MSOP Package Outline (MG)

## $3.00 \times 3.00 \mathrm{~mm}$ body, 1.10 mm height (max), 0.65 mm pitch



Top View

$\longrightarrow \mathrm{A}$
Side View


View B


View A-A

## Note:

1. $\quad$ A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | E | E1 | e | L | L1 | L2 | $\theta$ | 01 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Dimension } \\ & (\mathrm{mm}) \end{aligned}$ | MIN | 0.75* | 0.00 | 0.75 | 0.22 | 2.80* | 4.65* | 2.80* | $\begin{aligned} & 0.65 \\ & \text { BSC } \end{aligned}$ | 0.40 | $\begin{aligned} & 0.95 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ | $5^{\circ}$ |
|  | NOM | - | - | 0.85 | - | 3.00 | 4.90 | 3.00 |  | 0.60 |  |  | - | - |
|  | MAX | 1.10 | 0.15 | 0.95 | 0.38 | 3.20* | 5.15* | 3.20* |  | 0.80 |  |  | $8^{\circ}$ | $15^{\circ}$ |

JEDEC Registration MO-187, Variation AA, Issue E, Dec. 2004.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.
Supertex Doc. \#: DSPD-8MSOPMG, Version G101008.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

