Tri-EL Lamp Driver IC

Features

- ► Tri-EL lamp driver with common terminal
- ▶ Independent brightness control for all 3 lamps
- ▶ 1.73 6.5V operating supply voltage
- Output voltage regulation
- ► Two-pin serial data communication for control
- ► Linear brightness control with seven steps at constant efficiency
- ▶ 128kHz fixed switching frequency
- Split supply capability
- Patented high efficiency EL lamp driver
- ► Single miniature inductor drives all 3 lamps
- Only 4 external components
- Burst mode power converter for best efficiency
- CMOS compatible serial interface with noise rejection
- 500nA max. leakage current when disabled
- Power-on reset causes all outputs to be off when first powered up

Applications

- ► Mulit-segment, variable displays
- Cell phone keypads and displays
- ▶ MP3 players


General Description

The Supertex HV858 is a high voltage triple EL lamp driver designed for driving combined EL lamps of up to 3.0in^2 (1.0in^2 each). The input supply voltage range is from 1.73 - 6.5 V. The device is designed such that the input voltage to the inductor can be different from the input voltage to the device (split supply). The device uses a single inductor and a minimum number of passive components. The nominal regulated output voltage that is applied to the EL lamp is $\pm 95 \text{V}$. The HV858 has two internal oscillators, one for the internal switching MOSFET, and the other for the high voltage EL lamp driver. The EL lamp frequency is fixed internally at 500 Hz. The power converter oscillator runs 256 times faster than the EL lamp driver at 128 kHz.

An external inductor is connected between the LX and VDD pins (or between the LX pin and a separate voltage source in the case of a split supply application). A 0.001 - $0.01\mu\text{F}$, 100V capacitor is connected between the CS pin and ground. The switching MOSFET charges the external inductor and discharges it into the capacitor at the CS pin. The voltage at the CS pin will start to increase. Once the voltage at the CS pin reaches a nominal value of 95V, the switching MOSFET is turned OFF to conserve power.

One side of the 3 EL lamps is connected to the COM pin of the HV858, the other side to the EL1, EL2, and EL3 pins. Each EL lamp output may be independently controlled to have one of the 7 brightness levels or can be completely turned OFF by a 10-bit serial data input register. The 10-bit control code has 3 bits to control the brightness level of each EL Lamp and one bit to optionally control the power converter. The 3-bit binary brightness control code controls the number of 500Hz cycles (from 0 to 7) in a group of 7 cycles.

Typical Application Circuit



Ordering Information

	Package Options									
Device	10-Lead DFN 3.00x3.00mm body 0.80mm height (max) 0.50mm pitch	10-Lead MSOP 3.00x3.00mm body 1.10mm height (max) 0.50mm pitch								
HV858	HV858K7-G	HV858MG-G								

-G indicates package is RoHS compliant ('Green')




Absolute Maximum Ratings

Parameter	Value
V _{DD} , supply voltage	-0.5V to +7.0V
SDI, SCK	-0.5V to +7.0V
V _{cs} , output voltage	0.5V to +115V
I _{sw}	0.7A peak
Power dissipation: 10-Lead DFN 10-Lead MSOP	1.6W 250mW
Storage temperature	-65°C to +150°C
Operating temperature	-40°C to +85°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Pin Configurations



Note:


- 1. Bottom side heat slug is at ground potential
- 2. Pads are at the bottom of the package

Product Marking



Package may or may not include the following marks: Si or 🎧





Package may or may not include the following marks: Si or \$\int\{0\}\)
10-Lead MSOP (MG)

Recommended Operating Conditions

Sym	Parameter	Min	Тур	Max	Unit	Conditions
V_{DD}	Supply voltage	1.73	-	6.5	V	
$f_{\scriptscriptstyle{EL}}$	EL Lamp frequency	-	-	1.0	kHz	
I _{SW(PK)}	Peak switch current	-	-	0.4	Α	
T _A	Operating temperature	-40	-	85	°C	

Electrical Characteristics (unless otherwise specified V_{DD} = 2.6 - 5.5V, T_{A} = 25°C)

Sym	Parameter	Min	Тур	Max	Unit	Conditions
R _{DS(ON)}	On-resistance of switching transistor	-	4.0	6.0	Ω	V _{DD} = 1.73 - 6.5V, I = 100mA
V _{cs}	Output regulation voltage	85	95	105	V	S1S9 = 0, V _{DD} = 1.73 - 6.5V, no load
V _{LAMP}	Differential lamp voltage	170	190	210	V	V _{COM} to any EL, no load, code ¹ = 111
	V cupply current	-	-	0.25	mA	V_{DD} = 1.73 - 3.30V, V_{CS} = 20V, no load, PWR_ON = 1
l _{DD}	V _{DD} supply current	-	-	0.70	IIIA	V_{DD} = 3.40 - 6.50V, V_{CS} = 20V, no load, PWR_ON = 1
I _{cs}	V _{cs} supply current	10	50	100	μA	V _{cs} = 75V, no load
	Quiescent V _{DD} current when	-	-	500	- A	V_{DD} = 1.73 - 3.30V, S1S9 = 0, SCK and SDI can be tied to V_{DD} or GND
DDQ	disabled	-	-	2000	· nA	V_{DD} = 3.40 - 6.50V, S1S9 = 0, SCK and SDI can be tied to V_{DD} or GND
f _{sw}	Inductor switching frequency	108.8	128	147.2	kHz	See Fig. 1
f _{EL}	EL Lamp frequency	425	500	575	Hz	For all codes except code ¹ = 000
V_{LOW}	Logic pin input low level	-0.5	0	0.2V _{DD}	V	
V _{HIGH}	Logic pin input high level	0.8V _{DD}	V _{DD}	V _{DD} +0.5	V	
LOGIC	Logic pin input current	-0.1	0	0.1	μA	0 < V _{DD} < 7.0V
I _{IN}	Inductor current	-	56	70	mA	See Fig 1. V _{DD} = V _M = 3V,
V _{cs}	Output regulation voltage	-	82.5	-	V	See Fig 1. $V_{DD} = V_{IN} = 3V$, total lamp size = 3.0 in ² (1.0in ² each)
f _{EL}	Lamp frequency	-	500	-	Hz	10-bit SDI serial code = 1111111111
D _{MAX}	Maximum PWM switch duty cycle	80	88	94	%	$V_{CS} = 20V$, $R_{LOAD} = 20\Omega$
f _{CLK}	SCK speed	-	-	1.0	MHz	
t _{su}	SDI setup time before SCK rises	30	-	-	ns	
t _H	SDI hold time before SCK rises	30	-	-	ns	

Note:

Logic Input Conditions

The serial data input consists of a 10-bit string, 3-bit of brightness control for each lamp and one bit(10th bit) to optionally control the power converter. The power converter runs if any of the EL lamps has a non-zero brightness value or if the PWR_ON bit is high while the other 9 bits are low.

- 1. SDI may be H or L if SCK is H.
- 2. SCK may be H or L if SDI is H.
- 3. While inputting serial data to the shift register, SDI can change value only when SCK is L.
- 4. The previous 10 bits of serial input will be latched when SDI makes L to H transition while SCK is H.

Logic Input Diagram


The EL Lamp brightness control is a 3-bit binary number stored in a latch, which is provided by a serial to parallel conversion shift register.

- 1. If all the 3 bits for a designated EL lamp are L, the differential voltage across that lamp will be zero.
- 2. If any of the 3 bits for a designated EL lamp is H:
 - The 3-bit value sets the average number of cycles for which the EL lamp voltage is non-zero.
 - b. The EL lamp brightness is linearly proportional to the binary lamp control code.

^{1.} Code refers to the 3-bit Brightness Control Code for the respective EL Lamp.

in Data

EL lamp Brightness Control



1.

S1 is the first serial data input being fed.

Logic Truth Table

Notes:

	Brightness Level	S 1	S2	S3	S4	S5	S6	S 7	S8	S9	S10
Device Disabled	All Lamps Off	L	L	L	L	L	L	L	L	L	L
Device Enabled	All Lallips Oil	L	L	L	L	L	L	L	L	L	Н
	7/7	Н	Н	Н	NA	NA	NA	NA	NA	NA	NA
	6/7	Н	Н	L	NA	NA	NA	NA	NA	NA	NA
	5/7	Н	L	Н	NA	NA	NA	NA	NA	NA	NA
EL1	4/7	Н	L	L	NA	NA	NA	NA	NA	NA	NA
ELI	3/7	L	Н	Н	NA	NA	NA	NA	NA	NA	NA
	2/7	L	Н	L	NA	NA	NA	NA	NA	NA	NA
	1/7	L	L	Н	NA	NA	NA	NA	NA	NA	NA
	OFF	L	L	L	NA	NA	NA	NA	NA	NA	NA
	7/7	NA	NA	NA	Н	Н	Н	NA	NA	NA	NA
	6/7	NA	NA	NA	Н	Н	L	NA	NA	NA	NA
	5/7	NA	NA	NA	Н	L	Н	NA	NA	NA	NA
EL2	4/7	NA	NA	NA	Н	L	L	NA	NA	NA	NA
EL2	3/7	NA	NA	NA	L	Н	Н	NA	NA	NA	NA
	2/7	NA	NA	NA	L	Н	L	NA	NA	NA	NA
	1/7	NA	NA	NA	L	L	Н	NA	NA	NA	NA
	OFF	NA	NA	NA	L	L	L	NA	NA	NA	NA
	7/7	NA	NA	NA	NA	NA	NA	Н	Н	Н	NA
	6/7	NA	NA	NA	NA	NA	NA	Н	Н	L	NA
	5/7	NA	NA	NA	NA	NA	NA	Н	L	Н	NA
EL3	4/7	NA	NA	NA	NA	NA	NA	Н	L	L	NA
ELO	3/7	NA	NA	NA	NA	NA	NA	L	Н	Н	NA
	2/7	NA	NA	NA	NA	NA	NA	L	Н	L	NA
	1/7	NA	NA	NA	NA	NA	NA	L	L	Н	NA
	OFF	NA	NA	NA	NA	NA	NA	L	L	L	NA

 $L = Low \ (L = 0 \ to \ L < 20\% \ of \ V_{DD}), \ H = High \ (80\% \ of \ V_{DD} < H = V_{DD}), \ NA = Does \ not \ control \ brightness \ of \ the \ designated \ EL \ Lamp$

Functional Block Diagram D VDD LX CS **Switch** GND [EL1 Osc Enable $\mathbf{V}_{\text{SENSE}}$ Disable EL2 V_{REF} Output **Drivers** EL3 EL2 Logic EL3 Control SDI COM SCK | COM

Note:

This drawing is a generalized representation. Actual internal circuitry may differ.

Differential Output Waveform

The following is the differential output waveform across the lamp for each 3-bit input code for each lamp.





Fig. 1: Test Circuit



- * Any 100V fast reverse recovery diode can be used
- ** 68µH Murata LQH32CN680

Note:

The maximum lamp size for each segment is 1.0in². To drive larger size lamps, any combination of EL1, EL2 and EL3 can be paralleled. However, the 3-bit serial data input code (for each output) should be such that the paralleled outputs have the same code.

Typical Performance $(V_{DD} = V_{IN} = 3.0V)$


1 ST 9-bit SDI Code		EL1 Brightness	I _{IN}	V _{Cs}	
1 - 3-bit 3Di Code	Level	ft-lm	Cd/m²	(mA)	V _{CS} (V)
000111111	0/7	0	0	42.6	85.7
001111111	1/7	1.60	5.46	44.7	85.3
010111111	2/7	3.24	11.08	46.9	84.9
011111111	3/7	4.95	16.94	48.9	84.5
100100100	4/7	6.68	22.85	51.2	84.0
101111111	5/7	8.44	28.85	53.3	83.5
110111111	6/7	10.21	34.93	55.0	82.9
111111111	7/7	12.05	41.20	56.2	82.5

Pin Description

20001	10 01 0 11	
Pin	Name	Description
1	LX	Inductor pin.
2	GND	Ground pin.
3	VDD	Input voltage supply pin. It is a common practice to use a bypass capacitor as close as possible to the device on this pin.
4	SDI	Serial data input pin.
5	SCK	Serial clock input pin.
6	EL1	EL Lamp 1 pin.
7	EL2	EL Lamp 2 pin.
8	EL3	EL Lamp 3 pin.
9	COM	Common pin for one side of all 3 EL Lamps.
10	CS	High voltage capacitor pin.

10-Lead DFN Package Outline (K7)

3.00x3.00mm body, 0.80mm height (max), 0.50mm pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbol		Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.70	0.00	0.20 REF	0.18	2.85*	2.20	2.85*	1.40	0.50 BSC	0.30	0.00*	0 º
Dimension (mm)	NOM	0.75	0.02		0.25	3.00	-	3.00	ı		0.40	-	-
(11111)	MAX	0.80	0.05	· - -	0.30	3.15*	2.70	3.15*	1.75		0.50	0.15	14º

JEDEC Registration MO-229, Variation WEED-5, Issue C, Aug. 2003.


* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-10DFNK73X3P050, Version D041309.

10-Lead MSOP Package Outline (MG)

3.00x3.00mm body, 1.10mm height (max), 0.50mm pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ool	Α	A1	A2	b	D	E	E1	е	L	L1	L2	θ	θ1
Dimen- sion	MIN	0.75*	0.00	0.75	0.17	2.80*	4.65*	2.80*		0.40			0 º	5°
	NOM	-	-	0.85	-	3.00	4.90	3.00	0.50 BSC	0.50 BSC 0.60	0.95 REF	II	-	-
(mm)	MAX	1.10	0.15	0.95	0.33	3.20*	5.15*	3.20*	230	0.80			8 º	15°

JEDEC Registration MO-187, Variation BA, Issue E, Dec. 2004.

Drawings are not to scale.

Supertex Doc. #: DSPD-10MSOPMG, Version F041309

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.