





# THE SIMPLE MACHINE FOR COMPLEX DESIGN















# **isplever**

#### The Simple Machine for Complex Design

Lattice's ispLEVER software features a comprehensive set of powerful tools, including everything you need to take your FPGA or CPLD design from concept to a programmed device. The ispLEVER software family supports all Lattice programmable products with a push-button design environment and advanced features for design optimization and debug.

There are four variations of ispLEVER tailored to meet your specific design requirements. A handy reference chart detailing the features of each ispLEVER variation is provided at the end of this brochure.

#### ispLEVER

ispLEVER is the flagship design environment for the newest Lattice FPGA products. It is provided on CD-ROM and DVD for Windows, UNIX, or Linux platforms, and can be ordered from your local sales representative or purchased online.

ispLEVER for Windows also includes industry leading 3rd party synthesis and simulation tools from Lattice partners Synplicity<sup>®</sup> and Aldec<sup>®</sup>.

ispLEVER for Windows and Linux includes a USB download cable for programming Lattice silicon devices.

#### ispLEVER PRO


ispLEVER PRO includes all the features and functionality of the ispLEVER software, and adds the Lattice IP Value suite, which includes DDR, DDR2, FIR Filter, FFT and Tri-Speed MAC IP cores. These IP cores can be used repeatedly on multiple FPGA platforms during the license period. ispLEVER PRO is available via a 1-year subscription license on the Windows platform.

#### ispLEVER Starter

ispLEVER Starter is a downloadable version of ispLEVER for Windows. It is a complete design environment for selected Lattice digital devices.

#### ispLEVER Classic

ispLEVER Classic is a complete design environment for Lattice CPLD and mature FPGA products. It is downloadable from the Lattice website.



 Interview Control Action Act

ispLEVER Design Flow

ispLEVER Project Navigator

# **Key Features**

#### **Project Navigator**

Project Navigator is the ispLEVER project management interface. The entire set of ispLEVER tools can be accessed from this interface. Your project files, including the current target device, are shown in heirarchical format on the left side of the screen. Tasks associated with those project files are shown on the right side. Other optional windows display revision control information, a log file, reports and

## **Key Features, Cont.**

more. Completing your design can be as simple as doubleclicking the task you want to perform and letting ispLEVER do the rest.

#### **Power Calculator**

The ispLEVER Power Calculator includes an environmentaware power model, graphical power displays and a variety of useful reports. Thermal resistance options model real world thermal conditions, including heatsinks, airflow, and the printed circuit board complexity, while graphical power curves illustrate operating temperature profiles.

#### **FPGA Design Planner**

The Design Planner is a centralized interface where you can perform all floorplanning, path analysis, I/O assignment, PLL definition, and other implementation tasks. Also included is the unique SSO Analyzer to check noise caused by parallel I/O switching. All design preferences are stored in a centralized database file, which can be edited from any point in the design process.

#### Simulink Blockset - ispLeverDSP

ispLEVER includes DSP blocks that can be used to build DSP solutions within the MATLAB/Simulink environment. These solutions can then be exported in HDL optimized for Lattice FPGA architectures.

#### **IPexpress**

IPexpress is the interface to the Lattice catalog of functional modules, reference designs, and intellectual property (IP), all optimized for Lattice programmable products. IPexpress accelerates the design process by helping you smoothly configure and integrate these functions into your design.

#### Performance Analyst<sup>™</sup> Timing Analyzer

Performance Analyst is a powerful static timing analyzer that allows users to rapidly analyze critical timing requirements and experiment with devices of differing speed grades without recompiling the design.

#### **HTML-Based Reporting**

Report viewing is made easy using standard web browsers.


#### **Reveal Logic Analyzer**

The Reveal Logic Analyzer uses a signal-centric model for embedded logic debug; the user first defines signals of interest and the Reveal tool then inserts the instrumentation along with the proper connections to enable the required observations. The ability to specify complex, multi-event triggering sequences makes system-level design debug smoother and faster.


#### **HDL Explorer**

HDL Explorer generates graphic representations of your HDI's hierarchical structure and connectivity. You can use intelligent tools to cross-probe between views, pinpoint problems and more.






Design Planner: Package View + SSO Analyzer



FPGA Design Planner



HDL Explorer



Reveal Logic Analyzer

# **Integrated Third-Party OEM Partner Tools**

Lattice works closely with industry leaders Synplicity and Aldec to provide the best synthesis and simulation tools available. The tools described below are fully integrated into the ispLEVER design flow.

#### Synplify<sup>®</sup> Pro for Lattice Synthesis

ispLEVER for Windows, Linux and UNIX includes the industry-leading synthesis solution – Synplify Pro for Lattice – with a range of tools and features that help you manage large designs, and extract the very best fit and performance, optimized for Lattice FPGAs. Synplify Pro for Lattice also includes HDL Analyst, which automatically produces an RTL schematic of your design for analysis and cross-probing with RTL source code. Other advanced features include mixed VHDL and Verilog synthesis support, automatic re-timing (balancing registers across combinatorial logic) for improved performance, and automatic gated-clock and generated clock conversion for efficient implementation of RTL written for an ASIC into an FPGA.

#### Aldec Active-HDL® Simulation

ispLEVER for Windows includes the fast, comprehensive and feature-rich simulation environment – Active-HDL Lattice Edition (LE) from Aldec. Active-HDL Lattice Edition features mixed language simulation of VHDL and Verilog, and many advanced verification and debug features such as Language Assistant, Code Execution Tracing, Advanced Breakpoint Management and Memory Viewing. ispLEVER Starter and ispLEVER Classic include Active-HDL Web Edition as well.

	pEXISE_frequencies/page/card/00/dull.prog.l	()))))))))))))))))))))))))))))))))))))					
Run	Synplify * Pro Ready						
Com Prand	aread + Lettus Header0 + LOPE06482 + T138C + 3	pagi					
Core Pured	<ul> <li>Image: Sector Construction (Construction)</li> <l< td=""><td>here Se 1</td></l<></ul>	here Se 1					
ante.	O peci	= 10 tidu					
Rh Charge File	1	10 pre_1.0					
All Independent		CONCESSOR: prop.L., 118					
Constant action Operation		pertonalising 1518 perplanet 2010 between					
Act Pari Septementation	1	D protifie Toples D protifie 1910					
A Vertoe	1	D proton 116 B proton 218					
Friedunicy(Cele2		Opplat Dis Prelam Dis Opplat Dis Distant Dis Distant Dis Distant Distant Opplat Distant Distant					
FIM.Compiler (4)	1						
Ferovers Sverig 😥	4						
Facilities III		(e) Street day (e)					
ava.1.mean							
1111	stean EX						
		Log Parameter prepi					
to posters epen.	*						

Synplify Pro for Lattice



· · · · · · · · · · · · · · · · · · ·	: 11 8	1 2 9 A	0 9 0	00 1	H E 200 ms - 4	A R A P GR (R CR CR CR
lesign Browser	1.8	XBE	T+ 40	王明國		熊國 新闻 林利 *
a [mb (p)	•	Name	Value	Simulator	1 - 200 + 1 + 40	0 · · · 400 · · · · 90 1300 ms
B th_top (th)	-	# CLK	0		di succe	
8-8 UUT : top_schenatic (mp_top_schematic)		E # COMPOAT	8		10 X0	XX/B
8-3 GT_1:comp_gt(mp_comp_gt) 8-3 LT_1:comp_lt(mp_comp_lt)		E = DAT	A		(E )^	
8-8 ED 1: COMP ED	-	# EQ_0	0	-	1	I.
	-	# GT_0	0			
ine Value		= LT_0	1			U
	- 11	W PIST	1			
	- 10	M SEL	1		U	U
Files V Structure in Resource		M Bruiss	(Cwavelorn			****
· · · You may specify your vever		g stares	Carryout	•		

Aldec Active-HDL Lattice Edition




# **Programming Tools**

# ispVM<sup>®</sup> System Software Programming Cables

Lattice's ispVM System software is a comprehensive device programming manager. It provides an efficient method of programming Lattice devices using JEDEC and Bitstream files generated by ispLEVER, PAC-Designer<sup>®</sup>, and other design tools. ispVM System is available for download from the Lattice website at: <u>www.latticesemi.com/ispvm</u>.

- ispVM-DLxConnect for Gang Programming
  - New STAPL Programming Features:
  - Accepts Non-Lattice STAPL file input
  - Outputs STAPL programming files for Lattice Flash based devices
  - STAPL Debugger
- ISC Programming Features:
  - Accepts ISC BSDL file input
  - Accepts ISC data file input
  - Supports 9 Lattice ISC-compliant device families
- Supports Transparent Field Reconfiguration (TransFR) for the MachXO and LatticeXP FPGAs
- SPI Flash programming for the LatticeECP/EC, LatticeECP2/M, and LatticeSC/M FPGAs
- Supports Programming Through SVF File, ISC BSDL and data files, and STAPL files
- Support for IEEE 1532 (2000) programming standard
- Easy-to-Use Graphical User Interfaces (GUI)
- Command Line Mode
- Automatically Convert Existing .dld and .wch Files
- Built-in SVF (Serial Vector Format) File Editor
- Built-in ATE Programming Vector Generator
  - Supports HP, Genrad, Teardyne, and Marconi ATE Equipment
  - Advanced ATE Vector Generation Features
- Specify Programming Clock Frequency
- Specify Bypass Instructions
- USERCODE/UES Editor
- User Accessible Comment Field



Lattice offers ispDOWNLOAD® cables for quick and easy programming of devices on a target system board directly from a PC. Lattice ispDOWNLOAD cables are available with either Parallel or USB PC Connections, and 1x8, 2x5 or versitile flywire programming connectors. Every ispLEVER for Windows /Linux design tool includes a USB download cable.



Lattice USB Download Cable

# **Desktop Programming**

The Lattice Model 300 is a desktop programmer supporting desktop programming of all Lattice non-volatile programmable products. Lattice's ispVM System software includes an interface for the Model 300 Programmer. Programming adapters for various devices and packages are required and available for purchase separately. See the Lattice web site for ordering details and more information.



Model 300 Desktop Programmer plus Programming Adapters

## **ispLEVER Family Summary**

		-		
	ispLEVER	ispLEVER PRO	ispLEVER Starter	ispLEVER Classic
Lattice FPGA/CPLD Support				
Lattice ECP3™, LatticeECP2M/S, LatticeSC/M, FreedomChip™	V	~		
LatticeECP2/S	v	<ul> <li>✓</li> </ul>	LatticeECP2 Only	
MachXO™, LatticeECP/EC, LatticeXP™, LatticeXP2™	v	<i>v</i>	V	
ispXPGA®, ORCA®, ispXPLD®, ispMACH™, ispLSI®, ispGDX/2, ispGAL®, GAL®				V
Key Software Features				
Project Navigator (Design Management)	V	<ul> <li>✓</li> </ul>	V	V
sysDSP™ Library for MATLAB®/Simulink®	V	<ul> <li>✓</li> </ul>		
Block Modular Design for FPGAs	V	<ul> <li>✓</li> </ul>	<b>v</b>	
IPexpress™ (IP & Module Configuration)	v	<ul> <li>✓</li> </ul>	<b>v</b>	
Module/IP Manager (Module Configuration)				v
Power Calculator	v	<i>v</i>	<i>v</i>	
IP Value Suite		<i>v</i>		
Static Timing Analyzer/Performance Analyst	V	<i>v</i>	<i>v</i>	V
Lattice Logic Simulator				V
HDL/SDF Export	v	<i>v</i>	V	V
HDL Explorer™	V	<i>v</i>		
Constraint/Preference Editor				V
Design Planner	V	<i>v</i>	<i>v</i>	
I/O Assistant	V	<ul> <li>✓</li> </ul>	V	
Reveal Logic Analyzer	V	<i>v</i>	<i>v</i>	
3rd-Party Software Included				
Synplify for Lattice - Synthesis from Synplicity			<i>v</i>	V
Synplify Pro for Lattice - Synthesis from Synplicity	V	<i>v</i>		
Active-HDL Lattice Edition - Simulation from Aldec	Windows Only	<i>v</i>		
Active-HDL Lattice Web Edition - Simulation from Aldec			V	Windows Only
Operating Systems and Ordering Information				
Windows – 2000, XP, Vista (32-bit)	✓ (LS-HDL-BASE-PC-N)	✔ (LS-HDL-PRO-PC-N)	<ul> <li>✓</li> </ul>	<ul> <li>✓</li> </ul>
Linux – Redhat Enterprise v.3 and v.4, , Novell SUSE Enterprise v10 SP1	✓ (LS-ADV-LS-F Includes Classic Linux)			With ispLEVER purchase
UNIX – Solaris 2.8, 10	✓ (LS-ADV-WS-F Includes Classic UNIX)			With ispLEVER purchase
Licensing and Updates				
License Terms	Perpetual	1 Year Subscription Extensions Available	6 Months, Renewable	1 Year, Renewable
Node-Locked License	Windows	V	<ul> <li>✓</li> </ul>	<ul> <li>✓</li> </ul>
Floating License	Windows: Upgrade Available		N/A	N/A
Software Service Packs	Downloadable	Downloadable	N/A	N/A
Software "New Version" Upgrades	Included with Valid Software Maintenance	Included with Software Subscription License	Downloadable	Downloadable

#### Additional Software and Hardware Products

Product	Ordering Part Number
Floating License Upgrade for Windows with USB FLEXid Keylock	LS-FLOAT-PC-KEY
Floating License Upgrade for Windows without USB FLEXid Keylock	LS-FLOAT-PC-NOKEY
ispDOWNLOAD Cable (1.8V-5V Programming Cable, Flywire Connector)	HW-DLN-3C
ispDOWNLOAD Cable (1.2V-5V USB Programming Cable, Flywire Connector)	HW-USBN-2A
ISP Engineering Kit – Model 300 (Desktop Programmer)	pDS4102-PM300
Programming Adapters (Device/Package Programming Adapters for ISP Engineering Kit – Model 300)	See Lattice website for Complete Listing



#### **For More Information**

www.latticesemi.com

Applications Support 1-800-LATTICE (528-8423) (503) 268-8001 techsupport@latticesemi.com

February 2009

Copyright © 2009 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., and Lattice (design), GAL, IPexpress, ISP, ispDOWNLOAD, ispGAL, ispGDX, ispJTAG, ispLEVER, ispLSI, ispMACH, ispVM, ispXPGA, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3, LatticeECP-DSP LatticeSC, LatticeSCM, LatticeXP, MACH, MachXO, ORCA, Performance Analyst, sysCLOCK, sysIO and TransFR are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Synplicity and Synplify are registered trademarks of Synplicity, Inc. Aldec and Active-HDL are either registered trademarks or trademarks of Aldec, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.