

OLED DISPLAY MODULE

Product Specification

| CUSTOMER | Standard | |
|----------------------|--------------|------|
| PRODUCT NUMBER | DD-9639BE-3A | |
| CUSTOMER APPROVAL | | Date |

| INTERNAL APPROVALS | | | | |
|------------------------------|--------------------------------------|----------------|--|--|
| Product Mgr | Product Mgr Doc. Control Electr. Eng | | | |
| Bazile Bazile Peter Peter | | Luo Luo | | |
| Date: 21/12/09 | Date: 21/12/09 | Date: 21/12/09 | | |



TABLE OF CONTENTS

| 1 | MA | AIN FEATURES | 4 |
|---|-----|-------------------------------------|----------|
| 2 | MI | ECHANICAL SPECIFICATION | 5 |
| | 2.1 | MECHANICAL CHARACTERISTICS | 5 |
| | 2.2 | MECHANICAL DRAWING | 6 |
| 3 | EL | ECTRICAL SPECIFICATION | 7 |
| | 3.1 | ABSOLUTE MAXIMUM RATINGS | 7 |
| | 3.2 | ELECTRICAL CHARACTERISTICS | 8 |
| | 3.3 | INTERFACE PIN ASSIGNMENT | |
| | 3.4 | BLOCK DIAGRAM | |
| | 3.5 | AC CHARACTERISTICS | 12 |
| 4 | OP | PTICAL SPECIFICATION | 17 |
| | 4.1 | OPTICAL CHARACTERISTICS | 17 |
| 5 | FU | NCTIONAL SPECIFICATION | 18 |
| | 5.1 | COMMANDS | 18 |
| | 5.2 | POWER UP/DOWN SEQUENCE | |
| | 5.3 | RESET CIRCUIT | 18 |
| | 5.4 | ACTUAL APPLICATION EXAMPLE | 19 |
| 6 | PA | CKAGING AND LABELLING SPECIFICATION | 20 |
| | 6.1 | LABELLING & MARKING | 21 |
| 7 | QU | JALITY ASSURANCE SPECIFICATION | 21 |
| | 7.1 | CONFORMITY | 21 |
| | 7.2 | DELIVERY ASSURANCE | |
| | 7.3 | DEALING WITH CUSTOMER COMPLAINTS | |
| 8 | RE | CLIABILITY SPECIFICATION | 26 |
| | 8.1 | RELIABILITY TESTS | 26 |
| | 8.2 | LIFE TIME | |
| | 8.3 | FAILURE CHECK STANDARD | 26 |
| 9 | PR | ECAUTIONS | 27 |
| | 9.1 | Handling | 27 |
| | | | |
| | 9.2 | STORAGE | 28 |
| | 9.3 | DESIGNING | 28 |
| | | | 28 28 |

| Product No | DD-9639BE-3A | REV. A | Dogo | 2/20 |
|-------------|--------------|--------|------|------|
| Product No. | | | Page | 2/29 |



REVISION RECORD

| Rev. | Date | Page | Chapt. | Comment | ECR no. |
|------|-------------------|------|--------|-------------|---------|
| A | 21 December 09 | | | First Issue | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| | | |

| Page | 3 / 29 |
|------|--------|
|------|--------|



1 MAIN FEATURES

| ITEM | CONTENTS |
|---------------------------|----------------------|
| Display Format | 96 x 39 Dots |
| Overall Dimensions(W*H*T) | 23.80×16.20× 1.60 mm |
| Active Area(W*H) | 19.372 × 7.858 mm |
| Viewing Area(W*H) | 21.372 x 9.858 mm |
| Display Mode | Passive Matrix |
| Display Colour | Blue Colour |
| Driving Method | 1 / 39 duty |
| Driver IC | SSD1305 |
| Operating temperature | -30°C ∼ +70°C |
| Storage temperature | -40°C ∼ +80°C |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| | | |

| Page |
|------|
|------|



2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS


| ITEM | CHARACTERISTIC | UNIT |
|----------------------|-------------------|------|
| Display Format | 96 x 39 | Dots |
| Overall Dimensions | 23.80×16.20× 1.60 | mm |
| Viewing Area | 21.372 x 9.858 | mm |
| Active Area | 19.372 × 7.858 | mm |
| Dot Size | 0.182 × 0.182 | mm |
| Dot Pitch | 0.202 × 0.202 | mm |
| Weight | 1.35 | g |
| IC Controller/Driver | SSD1305 | |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| | | |

| Page | 5 / 29 |
|------|--------|
|------|--------|



2.2 MECHANICAL DRAWING



Copyright ©2009 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data



3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

 $VSS = 0 \text{ V}, \text{ Ta} = \underline{25 \text{ }^{\circ}\text{C}}$

| Item | Symbol | Min | Max | Unit | Note |
|------------------------------|---|------|-------------------------|------|-----------|
| Supply Voltage for Operation | $V_{ m DD}$ | -0.3 | 4 | V | Note 1, 2 |
| Supply Voltage for I/O Pins | $V_{ m DDIO}$ | -0.3 | V _{DD} +0.5 | V | Note 1, 2 |
| Supply Voltage for Display | Vcc | 0 | 15 | V | Note 1, 2 |
| Operating Temperature | Тор | -30 | 70 | °C | |
| Storage Temperature | Tstg | -40 | 80 | °C | |
| Static Electricity | Be sure that you are grounded when handling displays. | | | | |

Note 1: All the above voltages are on the basis of "VSS=0V".

Note 2: When this module is used beyond above absolute maximum ratings, permanent damage to the module may occur. Also for normal operations it's desirable to use this module under the conditions according to Section 3.2 "Electrical Characteristics" and section 4 "optical characteristic. If this module is used beyond these conditions the module may malfunction and the reliability could deteriorate.



3.2 ELECTRICAL CHARACTERISTICS

3.2.1 DC Characteristics

| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
|--------------------------------|------------------------|-----------------------|-----------------------------------|-----|-------------------------------|------|
| Supply Voltage for Logic | $V_{ m DD}$ | | 2.4 | 2.8 | 3.5 | V |
| Supply Voltage for Display | V_{CC} | Note 3 | 8.0 | 8.5 | 9.0 | V |
| Supply Voltage for I/O Pins | $V_{ m DDIO}$ | | 1.6 | 1.8 | $V_{ m DD}$ | V |
| High Level Input | V_{IH} | Iout=100μA,3.3 MHz | $0.8 \mathrm{xV}_\mathrm{DDIO}$ | - | $V_{ m DDIO}$ | V |
| Low Level Input | $V_{\rm IL}$ | Iout=100μA,3.3 MHz | 0 | 1 | $0.2xV_{DDIO}$ | V |
| High Level Output | V_{OH} | Iout=100μA,3.3 MHz | $0.9 \mathrm{xV}_{\mathrm{DDIO}}$ | - | $V_{ m DDIO}$ | V |
| Low Level Output | V _{OL} | Iout=100μA,3.3 MHz | 0 | ı | $0.1 \text{xV}_{\text{DDIO}}$ | V |
| Operating Current for VDD | I_{DD} | Note 1 Note 2 | - | 180 | 300 | μΑ |
| Operating Current for | | Note 1 | - | 1.5 | 2.2 | mA |
| VCC | I_{CC} | Note 2 | - | 2.5 | 3.5 | mA |
| Sleep Mode Current for VCI | I _{DD, SLEEP} | - | | 1 | 5 | μΑ |
| Sleep Mode Current for VCC | I _{CC, SLEEP} | - | - | 1 | 5 | μΑ |

Note 1 V_{DD} = 2.8V, V_{CC} = 8.5V, 50% Display area turned on.

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floduct No. | | |

| Page | 8 / 29 |
|------|--------|
|------|--------|

Note 2 $V_{DD} = 2.8V$, $V_{CC} = 8.5V$, 100% Display area turned on

Note 3 Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.



3.3 INTERFACE PIN ASSIGNMENT

| No. | Symbol | I/O | Function | | |
|-----|------------|-----|---|--|--|
| 1 | N.C. (GND) | - | Reserved Pin (Supporting Pin) The supporting pin can reduce the influence from stress on the function pins. This pin must be connected to external ground. | | |
| 2 | VCC | Р | Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be supplied externally. | | |
| 3 | VSS | P | Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground. | | |
| 4 | VDD | P | Power Supply for Core Logic Operation This is a voltage supply pin. It must be connected to external source | | |
| 5 | VDDIO | P | Power Supply for Interface Logic Level This is a voltage supply pin. It should be match with MCU interface voltage level. VDDIO must always be equal or lower than VDD. | | |
| 6 | BS1 | | Communicating Protocol Select These pins are MCU interface selection input. See the following table: BS1 BS2 | | |
| 7 | BS2 | I | BS1 BS2 | | |
| 8 | CS# | I | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. | | |
| 9 | RES# | I | Power Reset for Controller and Driver This pin is reset signal input When the pin is low, initialization of the chip is executed. | | |
| 10 | D/C# | I | Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection. | | |

| Product No. | DD-9639BE-3A | REV. A |
|---------------|--------------|--------|
| i ioduct ino. | | |

| Page | 9 / 29 |
|------|--------|
|------|--------|




| No. | Symbol | I/O | Function |
|-------|------------|-----|---|
| 11 | R/W# | I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial interface is selected, this pin must be connected to VSS |
| 12 | E/RD# | I | Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial interface is selected, this pin must be connected to VSS |
| 13~20 | D0~D7 | I/O | Host Data Input/output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL. |
| 21 | IREF | I | Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10.0µA. |
| 22 | VCOMH | О | Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS. |
| 23 | VCC | Р | Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be supplied externally. |
| 24 | VLSS | P | Ground of Analogue Circuit This is an analogue ground pin. It should be connected to VSS externally. |
| 25 | N.C. (GND) | - | Reserved Pin (Supporting Pin) The supporting pin can reduce the influence from stress on the function pins. This pin must be connected to external ground. |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| rioduct No. | | |

| Page | 10 / 29 |
|------|---------|
|------|---------|



3.4 BLOCK DIAGRAM



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and

D0~D7

C1, C3, C5: 0.1µF C2, C4: 4.7µF C6: 10µF

C7: 4.7µF/ 25V Tantalum Capacitor

R1: $910k\Omega$, R1 = (Voltage at IREF – VSS) / IREF

| Product No | DD-9639BE-3A | REV. A | Dogo | 11 / 20 |
|-------------|--------------|--------|------|---------|
| Product No. | | | Page | 11 / 29 |




3.5 AC CHARACTERISTICS

3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics

| Characteristics | Symbol | Min | Max | Unit |
|---|-------------------|-----------|-----|------|
| Clock Cycle Time | $t_{ m cycle}$ | 300 | - | ns |
| Address Setup Time | t_{AS} | 0 | - | ns |
| Address Hold Time | $t_{ m AH}$ | 0 | - | ns |
| Write Data Setup Time | $t_{ m DSW}$ | 40 | - | ns |
| Write Data Hold Time | $t_{ m DHW}$ | 7 | - | ns |
| Read Data Hold Time | $t_{ m DHR}$ | 20 | - | ns |
| Output Disable Time | t_{OH} | - | 70 | ns |
| Access Time | t _{ACC} | - | 140 | ns |
| Chip Select Low Pulse Width (Read) Chip Select Low Pulse Width (Write) | PW _{CSL} | 120 60 | - | ns |
| Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write) | PW _{CSH} | 60 60 | - | ns |
| Rise Time | t_R | - | 15 | ns |
| Fall Time | t_{F} | - | 15 | ns |

 $(V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5 \text{ V}, V_{DDIO} = V_{DD}, T_a = 25^{\circ}\text{C})$



| Product No. | DD-9639BE-3A | REV. A | Dogo | 12 / 20 |
|-------------|--------------|--------|------|---------|
| Floudet No. | | | Page | 12 / 29 |



3.5.2 8080-Series MPU Parallel Interface Timing Characteristics


| Characteristics | Symbol | Min | Max | Unit |
|--------------------------------------|---------------------|-----|-----|------|
| Clock Cycle Time | t _{cycle} | 300 | - | ns |
| Address Setup Time | t_{AS} | 10 | - | ns |
| Address Hold Time | $t_{ m AH}$ | 0 | - | ns |
| Write Data Setup Time | $t_{ m DSW}$ | 40 | - | ns |
| Write Data Hold Time | $t_{ m DHW}$ | 7 | - | ns |
| Read Data Hold Time | $t_{ m DHR}$ | 20 | - | ns |
| Output Disable Time | t_{OH} | - | 70 | ns |
| Access Time | t_{ACC} | - | 140 | ns |
| Read Low Time | t_{PWLR} | 120 | - | ns |
| Write Low Time | $t_{ m PWLW}$ | 60 | - | ns |
| Read High Time | t_{PWHR} | 60 | - | ns |
| Write High Time | t_{PWHW} | 60 | - | ns |
| Chip Select Setup Time | t_{CS} | 0 | - | ns |
| Chip Select Hold Time to Read Signal | t_{CSH} | 0 | - | ns |
| Chip Select Hold Time | t_{CSF} | 20 | - | ns |
| Rise Time | t_{R} | - | 15 | ns |
| Fall Time | $t_{ m F}$ | - | 15 | ns |

 $(V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5 \text{ V}, V_{DDIO} = V_{DD}, T_a = 25^{\circ}\text{C})$

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floudet No. | | |

| Page | 13 / 29 |
|------|---------|
|------|---------|





| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Flouuct No. | | |


| Page | 14 / 29 |
|------|---------|
|------|---------|



3.5.3 Serial Interface Timing Characteristics

| Characteristics | Symbol | Min | Max | Unit |
|------------------------|---------------------|-----|-----|------|
| Clock Cycle Time | t _{cycle} | 250 | - | ns |
| Address Setup Time | $t_{ m AS}$ | 150 | - | ns |
| Address Hold Time | t _{AH} | 150 | - | ns |
| Chip Select Setup Time | t_{CSS} | 120 | - | ns |
| Chip Select Hold Time | t_{CSH} | 60 | - | ns |
| Write Data Setup Time | $t_{ m DSW}$ | 50 | - | ns |
| Write Data Hold Time | $t_{ m DHW}$ | 15 | - | ns |
| Clock Low Time | t_{CLKL} | 100 | - | ns |
| Clock High Time | t _{CLKH} | 100 | | ns |
| Rise Time | t_{R} | - | 15 | ns |
| Fall Time | $t_{ m F}$ | - | 15 | ns |

$$(V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5 \text{ V}, V_{DDIO} = V_{DD}, T_a = 25^{\circ}\text{C})$$




| Product No | DD-9639BE-3A | REV. A | Dogo | 15 / 20 |
|-------------|--------------|--------|------|---------|
| Product No. | | | Page | 13 / 29 |



3.5.4 I2C Timing Characteristics

| Characteristics | Symbol | Min | Max | Unit |
|---|--------------------|-----|-----|------|
| Clock Cycle Time | t _{cycle} | 2.5 | - | us |
| Start Condition Hold Time | thstart | 0.6 | - | us |
| Data Hold Time (for "SDAout" Pin) | tron | 0 | | 110 |
| Data Hold Time (for "SDA _{IN} " Pin) | thd thd | 300 | - | us |
| Data Setup Time | tsd | 100 | - | us |
| Start Condition Setup Time (Only relevant for a repeated Start condition) | tsstart | 0.6 | - | us |
| Stop Condition Setup Time | tsstop | 0.6 | - | us |
| Rise Time for Data and Clock Pin | tr | - | 300 | ns |
| Fall Time for Data and Clock Pin | tr | - | 300 | ns |
| Idle Time before a New Transmission can Start | tidle | 1.3 | | us |

$$(V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5 \text{ V}, V_{DDIO} = V_{DD}, T_a = 25^{\circ}\text{C})$$



| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floduct No. | | |

| Page | 16 / 29 |
|------|---------|
|------|---------|



4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

| Characteristics | Symbol | Condition | Min | Тур | Max | Unit |
|--|----------|--------------------------|------|---------|------|-------------------|
| Brightness (Vcc Supplied Externally) | L_{br} | With Polarizer Note 1 | 40 | 60 | - | cd/m ² |
| C.I.E.(White) | (X) | Without Polarizer | 0.12 | 0.16 | 0.20 | - |
| | (Y) | | 0.22 | 0.26 | 0.30 | |
| Dark Room Contrast | CR | | - | >2000:1 | ı | - |
| Viewing Angle | | | >160 | - | - | degree |

Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 8.5V Software configuration follows Section 5.4 Initialization.

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floudet No. | | |

| Page | 17 / 29 |
|------|---------|
|------|---------|



5 FUNCTIONAL SPECIFICATION

5.1 COMMANDS


Please refer to the Technical Manual for the SSD1305

5.2 POWER UP/DOWN SEQUENCE

To protect panel and extend the panel lifetime, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the panel enough time to complete the action of charge and discharge before/after the operation.


5.2.1 POWER UP SEQUENCE

- 1. Power up V_{DD}/V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command



5.2.2 POWER DOWN SEQUENCE

- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD}/V_{DDIO}



5.3 RESET CIRCUIT

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 132×64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 80h
- 9. Normal display mode (Equivalent to A4h command)

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| | | |


| Page | 18 / 29 |
|------|---------|
|------|---------|



5.4 ACTUAL APPLICATION EXAMPLE

Command usage and explanation of an actual example

<Initialization>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

| Product No. | DD-9639BE-3A | REV. A | Dogo | 10 / 20 |
|-------------|--------------|--------|------|---------|
| Flouuct No. | | | Page | 19 / 29 |



6 PACKAGING AND LABELLING SPECIFICATION



| Item | | | Quantity |
|---------------|-----|-----|--|
| Holding Trays | (A) | 15 | per Primary Box |
| Total Trays | (B) | 16 | per Primary Box (Including 1 Empty Tray) |
| Primary Box | (C) | 1~4 | per Carton (4 as Major / Maximum) |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floudet No. | | |

| Page | 20 / 29 |
|------|---------|
|------|---------|



6.1 LABELLING & MARKING

DENSITRON DD-9639BE-3A TW YY MM

7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY


The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 DELIVERY INSPECTION STANDARDS

IPC-AA610, class 2 electronic assembly's standard

7.2.2 Zone definition



7.2.3 Visual inspection

Test and measurement to be conducted under following conditions

Temperature: 23±5
Humidity: 55±15%RH
Fluorescent lamp: 30 W
Distance between the Panel & Eyes of the Inspector: 30cm
Distance between the Panel & the lamp: 50cm

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Product No. | | |

| Page | 21 / 29 |
|------|---------|
|------|---------|



7.2.4 Standard of appearance inspection

Units: mm

| Ullits. III | 111 | 1 | | | | |
|-------------|-------------------------|---|-----------------|---------------------|---------------------|-------------------|
| Class | Item | Criteria | | | | |
| Minor | Packing & | Outside & inside package Presence of product no., lot no., quantity | | | | |
| Critical | Label | Product mus | t not be mixe | d with others and | quantity must not | be different from |
| | | | d on the label | | | |
| Major | Dimension | Product dim | ensions must | be according to sp | pecification and di | rawing |
| Major | Electrical | Product elec | trical characte | eristics must be ac | cording to specifi | cation |
| Critical | OLED Display | Missing line allowed | s, short circui | its or wrong patter | ns on OLED disp | lay are not |
| Minor | Black spot, white spot, | Round type: $\emptyset = (X+Y)/X$ | as per follow | ring drawing | | |
| | dust | | | A | cceptable quantity | I |
| | | | | Size | Zone A | Zone B |
| | | 1 | <u> </u> | Ø<0.1 | Any number | |
| | | | Y | 0.1<Ø<0.2 | 3 | A 1 |
| | | 1 | <u> </u> | 0.2<Ø<0.25 | 1 | Any number |
| | | X | | 0.25<Ø | 0 | |
| | | Line type: as | s per followin | | ole quantity | |
| | | W.W | Length | Width | Zone A | Zone B |
| | | | | W≤0.05 | Any number | |
| | | $ \langle \cdot \rangle $ | L≤2.0 | W≤0.1 | 3 | Any number |
| | | L | L>2.0 | | 0 | |
| | | | Total accept | table quantity: 3 | | |
| Minor | Polariser | Scratch on p | rotective film | is permitted | | |
| | scratch | | olariser: same | | | |
| Minor | Polariser | $\emptyset = (X+Y)/2$ | | | | |
| | bubble | Acceptable quantity | | | | |
| | | | | Size | Zone A | Zone B |
| | | - | <u>-</u> | Ø<0.5 | Any number | Any number |
| | | | Y | Ø>0.5 | 0 | Any number |
| | | X | | | | |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Froduct No. | | |



| Class | Item | Criteria | | |
|-------|------------------------------------|---|--|-----------------------------|
| Minor | Segment deformation | 1b. Pin hole on dot matrix display | Acceptable Size $a,b<0.1$ $(a+b)/2 \le 0.1$ $0.5 < \emptyset < 1.0$ | Any number Any number 3 |
| | | 2. Segments / dots with different width | Total acceptable | quantity: 7 |
| | | | Accep a≥b a <b< td=""><td>table a/b≤4/3 a/b>4/3</td></b<> | table a/b≤4/3 a/b>4/3 |
| | | 3. Alignment layer defect $\emptyset = (a+b)/2$ | Acceptable Size $\emptyset \le 0.4$ $0.4 < \emptyset \le 1.0$ $1.0 < \emptyset \le 1.5$ $1.5 < \emptyset \le 2.0$ Total acceptable | Any number 5 3 2 |
| Minor | Panel Chipping | $X \le 1/6$ Panel length $Y \le 1$ $Z \le T$ | | Z |
| Minor | Panel Cracking | Cracks not allowed | | |
| Minor | Cupper exposed (pin or film) | Not allowed if visible by eye inspection | | |
| Minor | Film or Trace Damage | Not allowed if affect electrical function | | |

| Product No | DD-9639BE-3A | REV. A | Dogo | 23 / 20 |
|-------------|--------------|--------|------|---------|
| Product No. | | | Page | 23 / 29 |



| Class | Item | | Crit | teria | |
|----------|---------------------------|--|--|-----------------|---------------------|
| Minor | Contact Lead Twist | Not allowed | | D. TVISTED LEAD | |
| Minor | Contact Lead Broken | Not allowed | | A. BROKEN LEAD | |
| Minor | Contact Lead Bent | Not allowed if bent lead causes short circuit | | | |
| | | Not allowed if ben' extends horizontall more than 50% of its width | | | |
| Minor | Colour uniformity | Level of sample fo | r approval set as lim | it sample | |
| Major | PCB _ | No unmelted solder paste should be present on PCB | | | |
| Critical | | _ | Cold solder joints, missing solder connections, or oxidation are not allowed | | |
| Minor | | No residue or solder balls on PCB are allowed | | | |
| Critical | T. | Short circuits on co | omponents are not al | | |
| Minor | Tray particles | | | Size Ø<0.2 | Quantity Any number |
| | particles | | On tray | Ø>0.25 | 4 |
| | | | 04:1 | Ø≥0.25 | 2 |
| | | | On display | L = 3 | 1 |

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floduct No. | | |



7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Floudet No. | | |

| Page | 25 / 29 |
|------|---------|
|------|---------|



8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

| Test Item | Test Condition | Evaluation and assessment |
|--|------------------------------------|----------------------------------|
| High Temperature Operation | 70°C±2, 240 hours | |
| Low Temperature Operation | -30°C±2, 240 hours | |
| High Temperature Storage | 80°C±2, 240 hours | The operational functions |
| Low Temperature Storage | -40°C±2, 240 hours | work |
| High Temperature & High Humidity Storage(Operation) | 60°C±2, 90%RH, 120 hours | |
| Thermal Shock | -40°C to 85°C, 24 cycles 1 Hour | |

- The samples used for above tests do not include polarizer.
- No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23±5 °C;55±15% RH

8.2 LIFE TIME

| Item | Description |
|------|---|
| 1 | Function, performance, appearance, etc. shall be free from remarkable deterioration more than 10,000 hours under ordinary operating conditions of room temperature (25±10 °C), normal humidity (50% RH), and in area not exposed to direct sunlight. Storage Life time is 20,000 hr under room temperature (25±10 °C), normal humidity (50% RH) |
| 2 | End of lifetime is specified as 50% of initial brightness. |

8.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

| Product No. | DD-9639BE-3A | REV. A | |
|-------------|--------------|--------|--|
| Floduct No. | | | |

| Page | 26 / 29 |
|------|---------|
|------|---------|



9 PRECAUTIONS

9.1 Handling

Safety

If the panel breaks, be careful not to get the organic substance in your mouth or in your eyes. If the organic substance touches your skin or clothes, wash it off immediately using soap and plenty of water

Mounting and Design

Place a transparent plate (e.g. acrylic, polycarbonate or glass) on the display surface to protect the display from external pressure. Leave a small gap between the transparent plate and the display surface.

Design the system so that no input signal is given unless the power supply voltage is applied.

Caution during OLED cleaning

Lightly wipe the display surface with a soft cloth soaked with Isopropyl alcohol, Ethyl alcohol or Trichlorotriflorothane.

Do not wipe the display surface with dry or hard materials that will damage the polariser surface. Do not use aromatic solvents (toluene and xylene), or ketonic solvents (ketone and acetone).

Caution against static charge

As the display uses C-MOS LSI drivers, connect any unused input terminal to V_{DD} or V_{SS} . Do not input any signals before power is turned on.

Also, ground your body, work/assembly table and assembly equipment to protect against static electricity.

Packaging

Displays use OLED elements, and must be treated as such. Avoid strong shock and drop from a height.

To prevent displays from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

Caution during operation

It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.

Other Precautions

When a display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

Storage

Store the display in a dark place where the temperature is $25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ and the humidity below 50%RH.

Store the display in a clean environment, free from dust, organic solvents and corrosive gases. Do not crash, shake or jolt the display (including accessories).

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Product No. | | |



9.2 STORAGE

When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Factory.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

9.3 DESIGNING

The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.

To prevent occurrence of malfunctioning by noise: pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.

We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VCI). (Recommend value: 0.5A)

Pay sufficient attention to avoid occurrence of mutual noise interference with the neighbouring devices.

As for EMI, take necessary measures on the equipment side basically.

When fastening the OEL display module, fasten the external plastic housing section.

If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.

The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1351 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

9.4 Disposing

Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

9.5 Other

When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left

| Product No | DD-9639BE-3A | REV. A | Dogo | 28 / 20 |
|-------------|--------------|--------|------|---------|
| Product No. | | | Page | 26 / 29 |



unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.

- * Pins and electrodes
- * Pattern layouts such as the COF

With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.

- * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
- * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.

Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.

We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

| Product No. | DD-9639BE-3A | REV. A |
|-------------|--------------|--------|
| Flouuct No. | | |

| Page | 29 / 29 |
|------|---------|
|------|---------|