

# POWERTIP TECH. CORP.

**DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN** 

# Specification For Approval

# 【產品規格書】

Customer							
Model Type		LCD Module					
Sample Code		PG12864LRF-	NRA-H-S0				
Mass Productio	on Code						
Edition		0					
Customer Sign	Sales Sign	Approved By	Prepared By				

NO.PT-R-003-4

# **CONTENTS**

# 1.SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- 1.4 DC Electrical Characteristics
- 1.5 Optical Characteristics
- 1.6 Backlight Characteristics

# 2.MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Display Command



### 1. SPECIFICATIONS

#### 1.1 Features

- Full dot-matrix structure with 128 dots \*64 dots
- 1/64 Duty, 1/9 bias
- FSTN LCD, positive, white
- Transflective LCD
- 6 o'clock viewing angle
- 8 bits parallel data input, using 80-family MPU Interface
- LED Backlight

# 1.2 Mechanical Specifications

• Outline dimension : 55.2 mm(L)\*39.8 mm(W)\*6.5 mm(H)

Viewing area
 Active area
 Dot size
 Dot pitch
 45.2mm \*27.0mm
 40.92mm \*24.28mm
 0.28mm \* 0.34mm
 0.32mm \* 0.38mm

# 1.3 Absolute Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Power supply Voltage	$V_{ m DD}$	-	-0.3	6.0	V
Input voltage	$V_{\rm IN}$	-	-0.3	$V_{\rm DD} + 0.3$	V
Operating temperature	$T_{OPR}$	-	-20	70	°C
Storage temperature	$T_{STG}$	-	-30	80	°C
Humidity	HD	-	ı	90	%RH

### 1.4 DC Electrical Characteristics

 $V_{SS}=0$ ,  $V_{DD}=1.8\sim5.5V$ ,  $Ta=-30\sim85$ °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Logic Supply voltage	$ m V_{DD}$	-	1.8	3.3	5.5	V
"H" input voltage	$ m V_{IH}$	-	$0.8V_{\mathrm{DD}}$	-	$V_{ m DD}$	V
"L" input voltage	$ m V_{IL}$	-	0	ı	$0.2V_{\mathrm{DD}}$	V
Supply current	$I_{\mathrm{DD}}$	$V_{DD}=3.3V$	ı	0.6	0.72	mA
LCD driving voltage	$V_{\mathrm{OP}}$	$V_{ m DD}$ - $V_{ m LC}$	ı	9.6	10.9	V



# 1.5 Optical Characteristics


1/32 duty, 1/6 bias, V<sub>OPR</sub>=9.6V, Ta=25°C

Item	Symbol	Conditions	Min.	Тур.	Max	Reference
Viewing angle	θ	C≥2.0,Ø=0°	40°	-	-	Notes 1 & 2
Contrast	C	θ=5°, Ø=0°	ı	5	ı	Note 3
Response time(rise)	$T_{r}$	θ=5°, Ø=0°	-	110ms	165ms	Note 4
Response time(fall)	$T_{\mathrm{f}}$	θ=5°, Ø=0°	-	110ms	165ms	Note 4

Parameter	Symbol	Temperature (°C)		Unit		
1 arameter	Symbol	Temperature (C)	Min	Тур	Max	Omt
		-20	10.1	10.7	11.3	
Driving voltage $V_{OP}$	V <sub>OP</sub> 25		10.3	10.9	V	
		70	9.6	10.2	10.8	

Note 1: Definition of angles  $\theta$  and  $\varnothing$  Note 2: Definition of viewing angles  $\theta$ 1 and  $\theta$ 2






 $(\theta=90^\circ)$ 


Note 3: Definition of contrast C

C = Brightness (reflection) of unselected dot (B2)

Brightness (reflection) of selected dot (B1)



## Note 4: Definition of response time



panel which is displayed 1 cm<sup>2</sup>

 $V_{OPR}$ : Operating voltage  $f_{FRM}$ : Frame frequency  $t_r$ : Response time (rise)  $t_f$ : Response time (fall)

# 1.6 Backlight Characteristic



# The LCD Module is backlight using a LED panel

# •. Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Forward current	IF	TA=25°C	-	100	mA
Reverse voltage	VR	TA=25°C	ı	4	V
Power dissipation	РО	TA=25°C	ı	0.25	W
Operating Temperature	TOPR	-	-20	70	°C
Storage temperature	TSTG	-	-40	80	°C

# •. Electrical Ratings

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	VF	IF=40mA	-	2.1	2.5	V
Reverse current	IR	VR=4V	-	ı	0.2	mA
Luminous intensity (without LCD)	Iv	IF=40mA	5.0	6.0	1	cd/m <sup>2</sup>
Luminous intensity (without LCD)	IV	IF=40mA	-	1.59	-	cd/m <sup>2</sup>
Wavelength	HUE	IF=40mA	569	ı	576	nm
Color	Yellow Green					



# 2. MODULE STRUCTURE

# 2.1 Counter Drawing

\*See Appendix 1


# 2.2 Interface Pin Description

Pin No.	Symbol	Function					
1	$V_{SS}$	Power	Supply (V	$T_{\rm SS}=0$			
2	RES	Controller reset (module reset)					
3	CS	Chip e	enable				
4	RS	Used t	to identify of	data sent by MPI	J at D	0 to D7.	
		Used t	to switch be	etween parallel a	nd ser	ial interface.	
		P/S	Chip select	Data identification	Data	Read/Write	Serial clock
5	P/S	"H"	CSB	RS	S0-D7	RDB,WRB	-
3	P/S	"L"	CSB	RS	SDA	Write only	SCL
		P/S= '	"H": Fixes SI	OA and SCL at "H o	or "L".		
		P/S= '	L": Fixes D	7 to D0 at HI-Z : R	DB and	WRB at "H" o	or "L".
6	WR	Data v	vrite (write	data to the mod	ule at '	'L'')	
7	RD	Data r	ead (read d	ata from the mo	dule at	: "L")	
8~15	DB0~DB7	Data b	ous				
16	$V_{ m DD}$	Power	supply (+3	3.3V)			
		Used a	as data tran	sfer clock pin w	hen se	rial interface	is selected.
		The S	DA data is	shifted at rising	edge o	f the SCL.	
17	SCL	Intern	Internal serial/parallel conversion to 8-bit data is performed by				
1 /	SCL	the ris	ing edge at	8 <sup>th</sup> clock of the	SCL.		
		Be sur	e to set this	s pin at "L" after	comp	letion of trar	nsfer or at
		not accessing.					
18	SDA	Used a	as serial da	ta input pin when	ı seria	l interface is	selected.
19	A	LED Backlight (+3.3V, 40mA)					
20	K	LED I	Backlight (-	-)			


# 2.3 Timing Characteristics

# 2.3.1 system Bus Read/Write Timing (80 Family MPU)

• Read timing



• Write timing



. (MPU timing characteristics)



# $(V_{DD}=2.7 \text{ to } 5.5V, Ta=-30 \text{ to } +85^{\circ}C)$

Item	Symbol	Mesauring condition	MIN	MAX	Unit	Applicable pin
Address hold time	$t_{AH8}$		60		ns	CSB
Address setup time	$t_{AS8}$		40		ns	RS
System cycle time	$t_{\rm CYC8}$		450		ns	RDB
Road pulse width (READ)	$t_{ m RDW8}$		270		ns	WRB
Write pulse width (WRITE)	$t_{\mathrm{WRW8}}$		100		ns	
Data setup time	$t_{ m DS8}$		100		ns	D0 to D7
Data hold time	$t_{ m DH8}$		40		ns	
Read data output delay time	$t_{ m RDD8}$	CL=15pF		220	ns	D0 to D7
Read data hold time	$t_{\rm RDH8}$		10		ns	
Input signal rise and fall time	$t_r, t_f$			30	ns	All of above pins

# $(V_{DD}=2.4 \text{ to } 2.7V, Ta=-30 \text{ to } +85^{\circ}C)$


Item	Symbol	Mesauring condition	MIN	MAX	Unit	Applicable pin
Address hold time	$t_{AH8}$		80		ns	CSB
Address setup time	$t_{AS8}$		80		ns	RS
System cycle time	$t_{\rm CYC8}$		900		ns	RDB
Road pulse width (READ)	$t_{\mathrm{RDW8}}$		500		ns	WRB
Write pulse width (WRITE)	$t_{\mathrm{WRW8}}$		200		ns	
Data setup time	$t_{ m DS8}$		200		ns	D0 to D7
Data hold time	$t_{ m DH8}$		80		ns	
Read data output delay time	$t_{\rm RDD8}$	$C_L=15pF$		320	ns	D0 to D7
Read data hold time	$t_{ m RDH8}$		10		ns	
Input signal rise and fall time	$t_r, t_f$			30	ns	All of above pins

# $(VDD=1.8 \text{ to } 2.4V,Ta=-30 \text{ to } +85^{\circ}C)$

Item	Symbol	Mesauring condition	MIN	MAX	Unit	Applicable pin
Address hold time	$t_{AH8}$		160		ns	CSB
Address setup time	$t_{AS8}$		160		ns	RS
System cycle time	$t_{\rm CYC8}$		1800		ns	RDB
Road pulse width (READ)	$t_{\mathrm{RDW8}}$		1000		ns	WRB
Write pulse width (WRITE)	$t_{\mathrm{WRW8}}$		400		ns	
Data setup time	$t_{ m DS8}$		400		ns	D0 to D7
Data hold time	$t_{ m DH8}$		160		ns	
Read data output delay time	$t_{ m RDD8}$	$C_L=15pF$		640	ns	D0 to D7
Read data hold time	$t_{\rm RDH8}$		10		ns	
Input signal rise and fall time	$t_r, t_f$			30	ns	All of above pins

Note: All the timings must be specified relative to 20% and 80% of  $V_{DD}$  voltage.





# 2-3.1 Serial Interface Timing

 $(VDD=2.4\sim5.5V,Ta=-30 \text{ to } +85^{\circ}C)$ 

			(100	2.1 3.	5 T, I U	30 to +03 C)
Item	Symbol	Mesauring condition	MIN	MAX	Unit	Applicable pin
Serial clock period	$t_{CYCS}$		1000		ns	SCL
SCL "H" pulse width	$t_{ m SHW}$		400		ns	
SCL "L" pulse width	$t_{ m SLW}$		400		ns	
Address setup time	$t_{ASS}$		80		ns	RS
Address hold time	$t_{AHS}$		80		ns	
Data set up time	$t_{ m DSS}$		400			SDA
Data hold time	$t_{ m DHS}$		400		ns	
DSB to SCL time	$t_{CSS}$		80		ns	CSB
CSB hold time	$t_{CSH}$		80		ns	
Input signal rise and fall time	$t_r, t_f$			30	ns	All of above pins

 $(VDD=1.8\sim2.4V,Ta=-30 \text{ to } +85^{\circ}C)$ 

			(TDD	1.0 2.	1 7 , I u	-30 to +63 C)
Item	Symbol	Mesauring condition	MIN	MAX	Unit	Applicable pin
Serial clock period	$t_{CYCS}$		2000		ns	SCL
SCL "H" pulse width	$t_{ m SHW}$		800		ns	
SCL "L" pulse width	$t_{ m SLW}$		800		ns	
Address setup time	$t_{ASS}$		160		ns	RS
Address hold time	$t_{AHS}$		160		ns	
Data set up time	$t_{ m DSS}$		800			SDA
Data hold time	$t_{ m DHS}$		800		ns	
DSB to SCL time	$t_{CSS}$		160		ns	CSB
CSB hold time	$t_{CSH}$		160		ns	
Input signal rise and fall time	$t_r, t_f$			30	ns	All of above pins

Note: All the timings must be specified relative to 20% and 80% of VDD voltage.




#### 2.3 Command Function

The LH155BA has a lot of commands as shown in a list of command and each command is explaned in detall as follows.

Data codes and command codes are defined as follows and execution of commands must be made in the state of chip select (CSB="L")

(For example X address)



\*\*RS = "0" : RAM Data Access (7-1,7-2)

RS = "1" : Register Access  $(7-3\sim7-16)$ 

The undefined command codes are inhibited.

#### 2-4.1 Data Write to Display RAM

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	0			Disp	lay RAl	M write	data		

The Display RAM data of 8-bit are written in the designated X and Y address.

### 2-4.2 Data Read to Display RAM

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	0		Display RAM read data						

The 8-bit contents of Display RAM designated in X and Y address and read out immediately after data are set in X and Y address, dummy read is necessary once.

#### 2-4.3 X Address Register Set

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	AX3	AX2	AX1	AX0

(At the time of reset AX3 $\sim$ AX0 = 0H, read address : 0H)

Addresses of Display RAM's X direction are set. The values of AX3 to AX0 are usable up to 00H-0F, but 10H-FFH are inhibited. When the register setting SEG output normal/reverse is REF = "0", the data of AX3 $\sim$ AX0 are addressed to Display RAM as they are.

When REF = "1", the data of 0FH-(AX3~AX0)H are addressed to Display RAM.

#### 2-4.4 Y Address Register Set

Ī	RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
ĺ	0	1	0	0	1	0	AY3	AY2	AY1	AY0

(At the time of reset AX3 $\sim$ AX0 = 0H, read address : 2H)

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	*	AY6	AY5	AY4

mark shows "Don't care"

(At the time of reset:AY6~AY4=0H, read address:3H



Addresses of Display RAM's Y direction are set. In data setting, lower place and upper place are divided with 4 bit and 3 bit respectively. When data set, lower place must be set first and upper place must be set second. The values of AY6 to AY0 are usable up to 00H-42H, but 43H-FFH are inhibited. The addresses of 40H to 42H are for the Segment Display RAM.

### 2-4.5 Display Starting Line Register Set

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	LY3	LY2	LY1	LY0

(At the time of reset AX3 $\sim$ AX0 = 0H, read address: 4H)

ĺ	RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	0	1	0	1	*	*	LA5	LA4

<sup>\*</sup> mark shows "Don't care" (At the time of reset :LA4,LA5 = 0H, read address: 5H)

The display line address is required to designate, and the designated address become the display line of COM0.

The display of LCD panel is indicated in he increment direction of the designated display starting address to the line address.

LA5	LA4	LA3	LA2	LA1	LA0	LINE ADDRESS
0	0	0	0	0	0	0
0	0	0	0	0	1	1
1	1	1	1	1	1	63

### 2-4.6 n Line Alternated Register Set

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	N3	N2	N1	N0

(At the time of reset:  $N3 \sim N0 = 0H$ , read address: 6H)

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	*	*	N5	N4

<sup>\*</sup> mark shows "Don't care" (At the time of reset: N5~N4 = 0H, read address: 7H)


The reverse line number of LCD alternated drive is required to set in the register. The line number possible to set is 2-64 lines.

The values set up by the n-line alternated register become enable when the n line alternated drive command of ON. (NLIN="1")

When the n line alternated drive command is OFF (NLIN="0"), alternated drive waveform which reverses by frame cycle is generated.

LA5	LA4	LA3	LA2	LA1	LA0	LINE ADDRESS
0	0	0	0	0	0	-
0	0	0	0	0	1	2
1	1	1	1	1	1	64





### 2-4.8 Display Control(1) Register Set

Ī	RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	1	0	0	0	SHIFT	SEGMENT	ALLON	ON/OFF

(At the time of reset: (SHIFT, SEGON, ALLON, ON/OFF)=0H, read address: 8H)

Various control of display is set up.

(I) ON/OFF Command (For the Graphic Display only)

To control ON/OFF of the Graphic Display

ON/OFF = "0": display OFF

ON/OFF ="1": display ON

(II) ALLON Command (For the Graphic Display only)

Regardless of the data of the Graphic Display RAM, the Graphic Display are on.

This command has priority over display normal/reverse commands.

SEGON="0":display OFF

The terminals are specified VSS level.

SEGON="1":display ON



(III) SEGMENT Command (For the Segment Display only)

To control ON/OFF of the Segment Display

SEGON="0":display OFF The terminals are specified VSS level.

SEGON="1":display ON

(IV) SHIFT Command (For the Graphic Display only)

The shift direction of the Graphic Display scanning data in the common driver output is selected.

SHIFT="0":COM0->COM63 shift-scan

SHIFT="1":COM63->COM0 shift-scan

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	0	0	**	**	ER	IR

\* mark shows "Don't care" (At the time of reset: (ER,IR)=0H,read address:8H)

(i) IR Command (For the Segment Display only)


IR command is not available now. When using the Segment Display, please set "0"

(ii)ER Command (For the Segment Display only)

ER command is not available now. When using the Segment Display, please set "1"

And when using the Segment Display, please input VA, VB, VC and VD level externaly.

2-4.9 Display Control(2) Register Set



Ī	RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
Ī	0	1	1	0	0	1	REV	NLIN	SWAP	REF

(At the time of reset: (REV, NLIN, SWAP, REF)=0H, read address: 9H)

Various control of display is set up.

#### (I) REF Command

When MPU accesses to the Graphic Display RAM, the relationship between X address and write data is normalized or reversed.

Therefore, the order of segment driver output can be reversed by register setting, lessening the limitation of IC location in assembling into the LCD panel.

REF	ACCESS F	ROM MPU	INTERNA	L ACCESS	DDRRESPONDING	
KLI	X ADDRESS	D7~D0	X ADDRESS	D7-D0	SEG OUTPUT	
0	NH	D0(LSB) D7(MSB)	NH	(LSB) (MSB)	SEG(8*NH) Output SEG(8*NH+7) Output	
1	NH	D0(LSB) D7(MSB)	0FH-NH	(MSB) (LSB)	SEG(8*(0F-NH)+7) Output SEG(8*(0F-NH)) Output	

When using this command. Output of Segment Display Circuits are set as below. However the order of D0->D7 are not changed.

REF ACCESS FRO	I MPU INTERNAL ACCES	S DDRRESPONDING
----------------	----------------------	-----------------



#### NO.PG12864LRF-NRA-H

	X ADDRESS	D7~D0	X ADDRESS	D7-D0	SEG OUTPUT
0	00Н	D0(LSB)	00Н	D0(LSB)	D7->D0
U	0011	D7(MSB)	0011	D7(MSB)	SEGS0->SEGS7
0	01H	D0(LSB)	01H	D0(LSB)	D0~D3
U	UIH	D3(MSB)	VIII	D3(MSB)	SEGS8->SEGS11
1	0FH	D0(LSB)	00Н	D0(LSB)	D0->D7
1	UFII	D7(MSB)	ООП	D7(MSB)	SEGS0->SEGS7
1	HOE	D0(LSB)	01H	D0(LSB)	D0->D3
1	H0E	D3(MSB)	UIH	D3(MSB)	SEGS8->SEGS11

When REF="1", please set X address of Segment Display Circuits like below.

00H->0FH

01H->0EH

#### (iii) SWAP Command (For the Graphic Display only)

When data to the Graphic Display RAM are written, the write data are swapped.

SWAP="1": Normal mode. In data-writing, the data of D7~D0 can be written to the Graphic Display RAM.

SWAP="1": SWAP mode ON. In data-writing, the swapped data of D7~D0 can be written to the Graphic Display RAM.

	SWAP="0"	SWAP="1"			
EXTERNAL DATA	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0			
INTERNAL DATA	d7 d6 d5 d4 d3 d2 d1 d0	d0 d1 d2 d3 d4 d5 d6 d7			

### (iii) NLIN Command (For the Graphic Display only)

The ON/OFF control of n-line alternated drive is performed.

NLIN="0": n line alternated drive OFF. By using frame cycle, the alternated signals (M) are reversed.

NLIN="1": n line alternated drive ON. According to data set up in n line alternated register, the alternation is made.

#### (iv) REV Command (For the Graphic Display only)

Corresponding to the data of the Graphic Display RAM, the lighting or not-lighting of the display is set up.

REV="0": When RAM data at "H", LCD at ON voltage (normal)

REV="1": When RAM data at "L", LCD at ON voltage (reverse)

### 2-4.10 Increment Control Register Set

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	1	0	*	AIM	AY1	AX1

\* mark shows "Don't care" (At the time of reset: (AIM, AY1, AX1) = 0H, read address :AH)

The increment mode is set up when accessing to the Graphic Display RAM. (The Graphic Display RAM only)

By AIM, AY1 and AX1 registers, the setting-up of increment operation /non-operation for the X-address counter and the Y-address counter every write access of every read access to the Graphic Display RAM is possible.

In setting to this control register, the increment operation of address can be made without setting successive addresses for writing data or for reading data to the Graphic Display RAM from MPU. After setting this register be sure to set the X and Y Address Register.



Because it is not assuring the data of X and Y Address Register after setting increment Control Register.

The increment control of X and Y address by AIM, AY1 and AX1 registers is as follows.

ALM	SELECTION OF INCREMENT TIMING	REFERENCE
0	When writing to Graphic Display RAM or reading from Graphic Display RAM	<1>
1	Only when writing to Graphic Display RAM (read modify)	<2>

<sup>&</sup>lt;1> This is effective when subsequently writing and reading the successive address area.

<sup>&</sup>lt;2> This is effective in the case that after reading and writing the successive address area every address, the read data are modified to write.

AY1	AX1	SELECTION OF INCREMENT ADDRESS	REFERENCE
0	0	Increment is not made	<1>
0	1	X address automatic increment	<2>
1	0	Y address automatic increment	<3>
1	1	X and Y address cooperative, automatic increment	<4>

- <1> Regardless of AIM, no increment for X and Y address.
- <2> According to the setting-up of AIM, increment or decrement for only X address.

  In accordance with the REF conditions of SEG normal/reverse output setting register, X address become as follows.
- · At REF="0" (normal output), increment by loop of



· At REF="1" (reverse output), decrement by loop of




<3> According to the setting-up of AIM, increment for only Y address. Regardless of REF, increment by loop of




for Y address.

- <4> According to the setting-up of AIM, cooperative variation for X and Y address. When the access of X address is made up to 0FH, Y address increment occurs.
- · At REF="0" (normal output)



· At REF="1" (reverse output)





#### 2-4.11 Power Control Register Set (1)

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	1	1	BIAS	HALT	PON	ACL

(At the time of reset: BIAS, HLT PON, ACL)=0H, read address: BH)

#### (1) ACL Command

The internal circuit can be initiallized. This command is enabled only at Master operation mode.

ACL="0":Normal operation

ACL="1":Initialization ON

If the power control register is read out immediately after executing ACL command (ACL=1), the D0 bit becomes "0".

In executing ACL command, the internal reset signals are internary generated by using display-clock onginal oscillation (oscillation by OSC1 and OSC0, or clock input at CK pin).

Therefore, after execuiting ACL command, allow WAIT period having at least two cycle portion of the original oscillation clock before the next processing is made.

#### (2) PON Command

The internal power supply for the Graphic Display circult is set ON/OFF.

PON="0: Power supply for the Graphic Display circuit OFF

PON="1: Power supply for the Graphic Display circuit ON

At PON="1": the booster and volage converter for the Graphic Display circuit function.

In accordance with the setting conditions of PMODE pin, the operative circuit part changes. See the Function Description in detall.

#### (3) HALT Command

The conditions of power-saving are set ON/OFF by this command.

HALT="0": Nornal operation

HALT="1": Power-saving operation

When setting in the power-saving state, the consumed current can be reduced to a value near to the stanby current. The intrnal conditions at power-saving are as follows.

- (a) The oscillating circuit and power supply circuit are stopped.
- (b) The LCD drive is stopped, and output of the segment drive and common driver are VSS lovel.
- (c) The clock input from CK pin is inhibited.
- (d) The contents of the Display RAM data are mintained.
- (e) The operational mode maintains the state of command execution before executing power-saving command.

#### (4) BIAS Command

The internal bias value for the Graphic display can be set by this command.

BIAS="0": 1/9 bias BIAS="1": 1/7 bias

(Bias value for the Segment Display is 1/3 Fixed)

## 2-4.12 Power Control Register Set (2)

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	0	1	MSS		LSB	

(At the time of reset:DVOL)=0H, read address: DH

The LCD drive voltage V0 output from the built-in power circuit can be controlled and the display controlled and the display tone on the LCD can be also controlled.

The LCD drive V0 takes one out of 16 voltage values by setting 4 bit data register.



MSE	3 .		LSB	V0/SV0
0	0	0	0	Smaller
1	0	0	0	Тур
1	1	1	1	Larger

If the electronic control is not used, specify(1,1,1,1) in the 4-bit data register. After the LH155BA is reset, the 4-bit data register is automatically set to (1,1,1,1)

2-4.13 Power Control register Set (3)

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	1	0	SEGPON	*	EXA	ICON

\*\*mark show "Don't care" (At the time of reset: (SEGPON, EXA, ICON)=0H, read address: EH)

(1) ICON Command

ICON Display ON/OFF

ICON ="0": ICON is OFF

ICON = "1": ICON is ON, See the Function Description in detall.

(2) EXA Command

Clock for ICON Display External/Internal

EXA="0": Internal Clock

EXA="1": External Clock from EXA terminal

(3) SEGPON Command

A power supply for the Segment Display is set ON/OFF

SEGPON="0": Power supply circuit OFF

SEGPON="1": Power supply circuit ON

At SEGPON ="1", the sub-voltage converter for Segment Display function.

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	0	DU1	DU0	BS1	BS0

(At the time of reset: (DU1,DU0,BS1,BS0)=0H, read address: EH)

(1) BS Command

Select booat voltage level below.

В	BS	BOOST
BS1	BS0	VOLTAGE LEVEL
0	0	4 TIMES
0	1	3 TIMES
1	0	2 TIMES
1	1	PROHIBITION

Do not set BS1="1", BS0="0"

Suggeetive Boost vol. Level: 4 times

(2) Duty Command

Select Duty ratic below..

DU	JTY	
D3	D2	DUTY RATIO
0	0	1/64
0	1	1/48
1	0	1/32
1	1	1/16



#### 2-4.14 RE Register Set

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0/1	1	1	1	1	0	*	*	*	RE

\*\*mark show "Don't care" (At the time of reset: (RE)=0H, read address: FH)

**RE Command** 

RE="0": the below register cannot be accessed.

RE="1": the extended function set, electric volume for the Segment

Display, Duty ratio select and boost voltage level select can be accessed.

### 2-4.15 Address Set for Internal Register Read

RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	0	0	RA3	RA2	RA1	RA0

(At the time of reset: (RA3, RA2, RA1, RA0)=CH)

Then data set up in the internal registers ate read out, set the address for Read allotted to each register by this command before executing the Read command of the internal registers.

For example, when the data of the command register in the display control (1) are read out, set the values of (RA3, RA2, RA1, RA0)=8H.

Refer to the Function description of each command or at list of commands on the address for Read allotted to each command register.

### 2-4.16 Internal Register Read

	- 0								
RE	RS	D7	D6	D5	D4	D3	D2	D1	D0
0	1	**	*	**	**	In	ternal regis	ster read da	ıta

<sup>\*</sup> mark shows "Don't care"

Command for reading out the data of the internal registers.

When this command is executed, the address for read in the internal registers to be read must be read must be preset.

# 2.5 Function Description

#### 2.5.1 MPU Interface

## 2.5.1-1 Interface Type Selection

The LH155BA performs data transfer via the 8-bit data bus or the serial data input (the SDA or SCL pin). The parallel or serial interface is selected by setting the poiarity of the P/S pin to "H' or "L". When selecting serial interface, data-reading cannot be performed. but only data writing can.

P/S	I/F type	CSB	RS	RDB	WRB	M86	SDA	SCL	Data
Н	Parallel	CSB	RS	RDB	WRB	M86	-	-	D0 to D7
L	Serial	CSB	RS	-	-	-	SDA	SCL	-

#### 2.5.1-2 Parallel input

The LH155BA allows parallel data transfer by connecting the data bus to an 8-bit



#### **MPU**

if the parallel interface is selected with the P/S pin.

For this 8-bit MPU, the 80-family or 68-family MPU type interface can be selected with the M86 pin.

M86	MPU type	CSB	RS	RDB	WRB	Data
L	80-fimily MPU	CSB	RS	RDB	WRB	D0 to D7

#### 2.5.1-3 Data identification

The LH155BA identifies the data types over the 8-bit data bus by combinations of RS,RDB and WRB signals.

	68-famity	80-fa	nmily	
RS	R/W	WRB	RDB	FUNCTION
1	1	0	1	Read internal register
1	0	1	0	Write internal register
0	1	0	1	Read display data
0	0	1	0	Write display data

#### 2.5.1-4 Serial interface


The serial interface for the LH155BA is enabled to accept the SDA and SCL inputs when the chip is selected. If the chip is not selected, the internal shift register and counter are reset to the initial state.

The data input is taken in the order of D7...D1, and D0 starting with the serial data input SDA when the serial clock (SCL) rises. At the leading edge of the 8<sup>th</sup> serial clock, the serial data is converted into 8-bit parallel data and then processed according to its type.

The serial data input (SDA) is identified with input at the RS pin.

The serial clock input (SCL) must be set to "L' if it is not accessed. After 8-bit data transfer is finished, it must be also set to "L".

For the SDA and SCL signals, sufficient care must be taken for external noise. In order to prevent continuous error recognition of transferred data occurring from external noise, the chip selected must be released (CSB="H") whenever 8-bit data transfer is finished.





#### 2.5.2 Access to Display RAM and Internal Register


The LH155BA makes access to Display RAM, and internal register register by data bus D0~D7, chip select CSB is at "H", it is in non-selective state and cannot make access to Display RAM and internal registers, in making access to them, set CSB to "L".

The access to either Display RAM or internal registers can be shifted by RS input.

RS="L": Display RAM data

RS="H": Internal command register

The data of 8-bit data bus D0~D7 are written by write operation after address setting through MPU. The timing of Write is at the rising of WRB for 80 family MPU and at the falling of E for 68 family MPU respectively.



Write is is internally processed by placing intermediately the bus holder in the internal data bus .In case of writing data from MPU, the data are temporally held in the bus holder before they are written by the time of the next cycle. Since the Read sequence of Display RAM data is limited, note that when Address Set is made, the designated address data are not output to Read Comman immediately after the Address Set, but are output when the second data Read, resulting in requiring dummy Read one time. Dummy Read is always regulred one time after Address Set

#### 2.5.3 Read of internal Register

The LH155BA reads not only Display RAM, but also the internal registers.

Addresses for Read (0.2~E[hex]) are allotted to each internal register. In reading the internal registers, the addresses of internal registers allotted to read are written in the register Read and then are read.

#### 2.5.4 Display Mode

The LH155BA have 3 Display modes.

One is for Graphic Display mode and one is for Segment display mode and the other is for icon Display. 3 mode are independent of each other, so each mode can function alone. That can drive a minimum circuit each display mode. A suitable mode for lower current consumption is selectable.



### 2.5.4-1 Graphic Display Mode

This mode enable 64x128 Buit - in SRAM and 64 command x 128 segment output terminal. Graphic Display's Memory map is below.

When Stand-by mode and Sleep mode, power supply circuit is stopped and output terminal is specified VSS level.

The Memory for Graphic Display is accessed by 8 bits at one time.

X address is from 00H to 0FH and Y address is from 00H to 3FH. (See table A)

### 2.5.4-2 Segment Display Mode


This mode enable 3 x 12 bits memory and 3COMS X 12SEGS output terminal.

Segment Display's Memory map is below.

Bias is 1/3 at fixed. When Display OFF time, Each output terminal specified VSS level.


This mode is independent of Graphic Display mode, so specified Segment Display mode can set up lower current consumption mode.

X address is from 00H to 02H, and Y address is from 40H to 42H.



				00	H					01	Н	
40H												
41H												
42H												
	S	S	S	S	S	S	S	S	S	S	S	S
	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е	Е
	G	G	G	G	G	G	G	G	G	G	G	G
	S	S	S	S	S	S	S	S	S	S	S	S
	0	1	2	3	4	5	6	7	8	9	10	11





X address are 00H-01H, and Y address are 40H-42H.

Segment Display mode and Graphic Display mode are independent of each other.

When using Segment Display mode, low current consumption mode available.

When using Stave mode, please input clock for Segment Display at WXA terminal.

(500Hz:Duty 50%)and this time, EXA Flag (EH register: Power control(3) register) must be fixed "H".

# 2.5.4-3 ICON Display Mode

This mode enable 2 output terminal for icon Display and 1 icon.


Source are VDD and VSS. Since this mode independent of other mode completely, When specified this mode, lower current consumption mode is set.

When Display, used to internal Clock or external Clock is selectable.

When Display, used to internal Clock or external Clock is selectable.

When using external Clock , and please input clock pulse to EXA terminal (120 Hz : Duty 50%:

When using icon display and Segment display, please input 500Hz Duty 50%



### 2.5.5 Display Starting Line Register

This register is for determining display start line (usually the most upper line)

Corresponding to COM0 in case of display the Display data RAM.

The register is also used in picture-scrolling.

The 6-bit display starting address is set in this register by display starting-line setting command.

The register are preset every timing of FLM signal variation in the display line counter. The line counter counts up being synchronized with LP input and generates line addressed which read out sequentially 128-bit data from Display RAM to LCD driver circuit.

#### 2.5.6 Addressing of Display RAM

Display RAM consists of 128 x 64 bit memory, and makes access in 8 bit unit to an address specified by X address and Y address from MPU.

The address, X and Y are possible to be set up so that can increment automatically with the address control register. The increment is made every time Display RAM is read or written from MPU.

Thought the X direction side is selected by X address while the Y direction side by Y address, 10H-FFH in the X address are inhibited and do not have the X address set in these addresses.

In the Y direction side, the 128-bit display data are internally read the display data latch circuit at the rising of LP every one line cycle, and are output from the display data latch circuit at the falling of LP.



43H-FFH in the Y address are inhibited and do mot have the Y address set in these addresses.

When FLM signals being output in one frame cycle are at "H", the value in the display starting line register are perset in the line counter and the line counter counts up at the falling of LP signals. The display line address countr is aynchronized with each timing signal of the LCD system to operate and is independent of address counters, X and Y.

#### 2.5.7 Display RAM Data and LCD

One bit of Display RAM data corresponds to one dot of LCD. Normal display and reverse display by REV register are set up as follows.

- · Normal display (REV=0) : RAM data="'0" not lighted RAM data="1" lighted
- · Reverse display (REV=1): RAM data="0" lighted RAM data="1" not lighted

### 2.5.8 Segment Display Output Order/Reverse Set Up

The order of display outputs, SEG0~SEG127 can be reversed by reversing access to Display RAM from MPU by using REF register, lessen the limitation in placing IC when assembling a LCD panel module.



ď	=1	X=0FH									X=0EH							 X=00H									9	
REP	=0	) X=00F								X=01H								 X=0FH									Display start line	Common
SWAP	=1	7	D :	5	4	D 3	D 2	1	D 0	D 7	D 6	D 5	4	3	2	1	D 0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	0	LINE	isplay	Output
	=0		D :		D 3	D 4	D 5	D 6	D 7	D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	address		
00																										H00	COM0	
01																										01H	COM1	
02	Н																									02H	COM2	
03																										03H	COM3	
04																										04H	COM4	
05																										05H	COM5	
06																										06H	COM6	
07	Ή																									07H	COM7	
08																										08H	COM8	
09	Н																									09H	COM9	
0A	Н																									0AH	COM10	
0E	ВН																									0BH	COM11	
00	Ή																									0CH	COM12	
00	Н																									0DH	COM13	
0E	Н																									0EH	COM14	
0F	Ή																									0FH	COM15	
10	Н																									10H	COM16	
11	Н																									11H	COM17	
35	Н																									35H	COM53	
36	Н																									36H	COM54	
37	Ή																									37H	COM55	
38	Н																							İ		38H	COM56	
39																										39H	COM57	
3 <i>A</i>																										3AH	COM58	
3E				7																				İ		3BH	COM59	
30		Ħ	寸								t							t						t	l	3CH	COM60	
3E		H	T	1					Т	T	t	Т	Т	Т	H			t	T				Т	t	T	3DH	COM61	
3E		H	1								H							t		H	t	H		t	T	3EH	COM62	
3F			7	_														 H		H	H	H		T	H	3FH	COM63	
	_	Ħ	T								t							 t						t	l		2 2 3 3 3 2 3	
4												1_				١.			l_	2	٦,		5		_			
Segment	Output	30	5	G2	33	G4	35	9£	E7	SEG8	SEG9	SEG10	SEG11	SGE12	SEG13	SEG14	SEG15	SEG120	SEG121	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127			
egn	)ut	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	9D <sub>E</sub> S	SGE7	SE	S I	SEC	SEC	Ğ	Œ	ν	3EC	 EG	EG	EG	FG	EG	EG	EG	EG			
Š	_											<i>(</i> )	<i>V</i> 1	<i>(</i> )	ر کا	<i>(</i>	<b>9</b> 2	S	S	S	S	S	S	S	S.	2		
			1					1			1							1		1	1	1		1	1	1		

### 2.5.9 Display Timing Generator

The display timing generator generates a timing clock necessary for internal operation and timing pulses (LP, FLM, and M) by inputting the original oscillating clock CK or by the oscillating circuit of OSC1 and OSC0.

By setting up Master/Stave mode(M/S), the state of timing pulse pins and the timing generator changes.

### 2.5.10 Signal Generation to Display Line Counter, and Display Data Latching Circuit

Both the clock to the line counter and latching signals to display data latching circuit from the display clock (LP) are generated.

Synchronized with the display clock, the line addresses of Display RAM are generated and 128-bit display data are latched to display-data latching circuit to output to the LCD driver circuit (SEG output).



#### 2.5.11 Generation of the Alternated Signal (M) and the Synchronous Signal (FLM)

LCD alternated signal (M) and synchronous signal (FLM) are generated by the display clock (LP). The FLM generates alternated drive waveform to the LCD driver circuit. Normally the FLM generates alternated driver drive waveform every frame unit.

(M-signal level is reversed every one frame).

But by setting up data (n-1) in an n-line reverse register and n-line alternated command (NLIN) at "H", n-line reverse waveform is generated.

When the LH155BA is used in multi-chip, the signals of LP, FLM, and M must be sent from Master side in the Slave operation.

## 2.5.12 Display Data Latching Circuit

Display Data Latching Circuit temporary latches display data that is output display data to LCD driver circuit from Display RAM every one common period. Normal display /reverse display, display ON/OFF, and display all on command are operated by controlling data in the latch. And no data within Display RAM changes.



# 3. RELIABILITY

# 3.1 Content of Reliability Test

		Environmental Test	
NO	Test Item	Content of Test	Test Condition
1	High temperature	Endurance test applying the high	70℃
1	storage	storage temperature for a long time.	100 hrs
2	Low temperature	Endurance test applying the high	-30°C
	storage	storage temperature for a long time.	100 hrs
	High temperature	Endurance test applying the electric	70°C
3	operation	stress (Voltage & Current) and the	100 hrs
		thermal stress to the element for a long time.	
	Low temperature	Endurance test applying the electric	-20℃
4	operation	stress under low temperature for a	100 hrs
		long time.	
_	High temperature	Endurance test applying the	70℃,90%RH
5	/Humidity Storage	high humidity storage for a long time.	50 hrs
	High temperature	Endurance test applying the electric	70°C,90%RH
6	/Humidity	stress (Voltage & Current) and	50 hrs
	Operation	temperature / humidity stress to the	30 ms
		element for a long time.	
		Endurance test applying the low and	-25℃ / 75℃
7	Temperature Cycle	high temperature cycle.	10 cycle
		$-25^{\circ}\text{C} \rightarrow 25^{\circ}\text{C} \rightarrow 75^{\circ}\text{C}$	
		$30\min \leftarrow 5\min \leftarrow 30\min$	
		$\mid$	
		1 cycle	



