## Datasheet: PCI-ADC 44 Channel Multi-Function Card

## Blue Chip Technology

www.bluechiptechnology.co.uk


## Key Features

8 differential inputs or 16 single-ended inputs. 12 bit resolution
$4 \times 12$ bit analogue outputs
24 programmable digital I/O channels at TTL levels
3 on board 16 bit Counter Timers ( 8254 compatible)
Suitable for monitoring input voltages with a full scale reading as low as $\pm 5 \mathrm{mV}$ Sample and hold amplifier provides accurate readings at varying input signals Analogue voltage and current outputs are bi-polar
Digital inputs can be either voltage or volt free contacts
Software configurable
Auto calibration
Fully Universal PCI and Plug -and-play compliant (compatible with 3.3 V and 5 V buses)
Supplied with demonstration software examples

The PCI-ADC is a PCI-compatible halfcard which provides analogue and digital input/outputs and counter/timers. Eight differential or sixteen single ended analogue inputs are available with 12-bit resolution and programmable gain to allow full scale input ranges of between $\pm 5 \mathrm{mV}$ and $\pm 5$ volts. The maximum sample rate of these is $230 \mathrm{KS} / \mathrm{s}$.

A FIFO input buffer is available such that 1024 analogue samples may be taken before processor intervention is required. Four bipolar analogue outputs are provided to 12 bits resolution. Each may be individually configured as voltage or current outputs with full scale range of $\pm 10$ volts or $\pm 20 \mathrm{~mA}$.


There are 24 TTL-compatible programmable digital input/outputs available from the board and there are also three programmable counter/timers, the outputs of which may be used to generate interrupts, to initiate analogue input conversion, analogue output sample update, or digital I/O. A 4 MHz crystal oscillator is available on board to allow the counter/timers to provide accurate timebases.

## Technical Specification

| Analogue Inputs |  |
| :---: | :---: |
| Number: | 16 single ended inputs or 8 differential input |
| Range: | $\pm 5$ Volts maximum operating |
| Resolution: | 12 bits |
| Gain settings: | 1, 10, 100 or 1000, software selectable. |
| Gain accuracy: | All gains without auto-cal. $= \pm 0.3 \%$. All gains with auto-cal. $= \pm 0.05 \%$ |
| Input offset accuracy: | Gain $=1$ or 10 without auto-cal. $= \pm 0.1 \%$ |
|  | Gain $=1$ or 10 with auto-cal. $= \pm 0.05 \%$ |
|  | Gain $=100$ without auto-cal. $= \pm 0.2 \%$ |
|  | Gain $=100$ with auto-cal. $= \pm 0.05 \%$ |
|  | Gain $=1000$ without auto-cal. $= \pm 1.2 \%$ |
| Max sample rate: Input settling time: | Gain $=1000$ with auto-cal. $= \pm 0.05 \%$ |
|  | $230 \mathrm{Ks} / \mathrm{s}$ burst, $4.3 \mathrm{\mu s}$ conversion time |
|  | Gain $=123 \mu$ sall typical to 0.1\% |
|  | Gain $=1024 \mu \mathrm{~s}$ |
|  | Gain $=100100 \mu \mathrm{~s}$ |
| Data buffer: | Gain $=10001000 \mu \mathrm{~s}$ |
|  | FIFO 16 bits wide $\times 1024$ samples, with channel number identification on each sample |


| Digital Input/Output |  |
| :---: | :---: |
| Number of I/O |  |
| Channels: | 24 arranged as $3 \times 8 \mathrm{I} / \mathrm{O}$ bits |
| Signal Levels: | 5 Volt TTL Logic Levels |
| Outputs: | Logic Low Level: 0 V (min.) -0.4 V (max.) @ IOL = 2.5 mA <br> Logic High Level: 3.5 V (min.) - 5 V (max.) @ $\mathrm{IOH}=$ $-400 \mathrm{~mA}$ |
| Drive Current: | 2.5 mA (Logic Low) Vout $=0.4$ Volts -400 mA (Logic High) Vout $=3.5$ Volts |
| Input Loading: | $\pm 10 \mathrm{~mA}$ |
| Termination resistors: | Resistor packs are fitted to each I/O port to pull the lines to +5 volts. Optionally they may pull the lines down to 0 volts. |


| Counter/Timers |  |
| :--- | :--- |
| Counter/timers: | $3 \times 16$ Bit. Counter/timers may be cascaded. |
| On board Oscillator: | Frequency 4 MHz <br> Stability $\pm 100 \mathrm{ppm} 0-70^{\circ} \mathrm{C}$ |


| Analogue Outputs |  |
| :--- | :--- |
| Number of outputs: | 4 |
| Output resolution: | 12 bits |
| Format: | Constant voltage or constant current <br> Individually software selectable. |
| Output levels: | Voltage mode $= \pm 10 \mathrm{volts}$ <br> Current mode $= \pm 20 \mathrm{~mA}$ |
| Drive capability: | Voltage mode $= \pm 20 \mathrm{~mA}$ (FS into 500R min.) <br>  <br> Accuracy:Current mode $= \pm 12$ volts (FS into 600R max.) <br>  <br>  <br>  <br>  <br> Voltage mode $= \pm 0.15 \%$ <br> Current mode $= \pm 3.5 \%$ |


| Interrupts |  |
| :--- | :--- |
| Interrupt Sources: | Register selectable to 3 Counter/timer outputs, <br> 2 PIO handshake control lines, |
|  | ADC busy and FIFO Not Empty/Half full. |
| Levels Supported: | All PCI interrupts |
| Address Overhead: | 26 I/O addresses in 3 PCI address spaces |

