## SYSMAC

CPM1/CPM1A/CPM2A/CPM2C/SRM1(-V2)
Programmable Controllers

## PROGRAMMING MANUAL

# CPM1/CPM1A/CPM2A/CPM2C/SRM1(-V2) Programmable Controllers 

## Programming Manual

Revised February 2008

Downloaded from Elcodis.com electronic components distributor

## Notice:

OMRON products are manufactured for use according to proper procedures by a qualified operator and only for the purposes described in this manual.
The following conventions are used to indicate and classify precautions in this manual. Always heed the information provided with them. Failure to heed precautions can result in injury to people or damage to property.

DANGER
Indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury.

Indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.

Caution
Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury, or property damage.

## OMRON Product References

All OMRON products are capitalized in this manual. The word "Unit" is also capitalized when it refers to an OMRON product, regardless of whether or not it appears in the proper name of the product.

The abbreviation "Ch," which appears in some displays and on some OMRON products, often means "word" and is abbreviated "Wd" in documentation in this sense.
The abbreviation "PC" means Programmable Controller and is not used as an abbreviation for anything else.

## Visual Aids

The following headings appear in the left column of the manual to help you locate different types of information.

Note Indicates information of particular interest for efficient and convenient operation of the product.

1, 2, 3... 1. Indicates lists of one sort or another, such as procedures, checklists, etc.

## © OMRON, 1999

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form, or by any means, mechanical, electronic, photocopying, recording, or otherwise, without the prior written permission of OMRON.
No patent liability is assumed with respect to the use of the information contained herein. Moreover, because OMRON is constantly striving to improve its high-quality products, the information contained in this manual is subject to change without notice. Every precaution has been taken in the preparation of this manual. Nevertheless, OMRON assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained in this publication.

## TABLE OF CONTENTS

PRECAUTIONS ..... xvii
1 Intended Audience ..... xviii
2 General Precautions ..... xviii
3 Safety Precautions ..... xviii
4 Operating Environment Precautions ..... xx
5 Application Precautions ..... xxi
SECTION 1 PC Setup ..... 1
1-1 PC Setup ..... 2
1-2 Basic PC Operation and I/O Processes ..... 16
1-3 CPM2C Changes in SW2 ..... 21
SECTION 2
Special Features ..... 25
2-1 CPM2A/CPM2C Interrupt Functions ..... 26
2-2 CPM2A/CPM2C High-speed Counters ..... 45
2-3 CPM1/CPM1A Interrupt Functions ..... 77
2-4 SRM1(-V2) Interrupt Functions ..... 94
2-5 CPM2A/CPM2C Pulse Output Functions ..... 97
2-6 CPM1A Pulse Output Functions ..... 131
2-7 Synchronized Pulse Control (CPM2A/CPM2C Only) ..... 134
2-8 Data Computation Standards ..... 146
2-9 Analog I/O Functions (CPM1/CPM1A/CPM2A/CPM2C Only) ..... 147
2-10 Temperature Sensor Input Functions (CPM1A/CPM2A/CPM2C Only) ..... 147
2-11 CompoBus/S I/O Slave Functions (CPM1A/CPM2A/CPM2C Only) ..... 147
2-12 CompoBus/S I/O Master Functions (SRM1(-V2) and CPM2C-S Only) ..... 148
2-13 Analog Controls (CPM1/CPM1A/CPM2A Only) ..... 150
2-14 Quick-response Inputs ..... 153
2-15 Macro Function ..... 157
2-16 Calculating with Signed Binary Data ..... 158
2-17 Differential Monitor ..... 159
2-18 Expansion Instructions (CPM2A/CPM2C/SRM1(-V2) Only) ..... 160
2-19 Using the CPM2A/CPM2C Clock Function ..... 163
SECTION 3
Using Expansion Units ..... 165
3-1 Analog I/O Units ..... 166
3-2 Temperature Sensor Units ..... 193
3-3 CompoBus/S I/O Link Units ..... 214
3-4 DeviceNet I/O Link Unit ..... 219
SECTION 4
Communications Functions ..... 225
4-1 Introduction ..... 226
4-2 CPM1/CPM1A Communications Functions ..... 227
4-3 CPM2A/CPM2C Communications Functions ..... 231
4-4 SRM1(-V2) Communications Functions ..... 268
4-5 Host Link Commands ..... 281
SECTION 5
Memory Areas ..... 307
5-1 Memory Area Functions ..... 308
5-2 I/O Allocation for CPM1/CPM1A/CPM2A PCs ..... 313
5-3 I/O Allocation for CPM2C PCs ..... 323
SECTION 6 Ladder-diagram Programming ..... 333
6-1 Basic Procedure ..... 334
6-2 Instruction Terminology ..... 334
6-3 Basic Ladder Diagrams ..... 335
6-4 Controlling Bit Status ..... 354
6-5 Work Bits (Internal Relays) ..... 356
6-6 Programming Precautions ..... 358
6-7 Program Execution ..... 360
SECTION 7
Instruction Set ..... 361
7-1 Notation ..... 364
7-2 Instruction Format ..... 364
7-3 Data Areas, Definer Values, and Flags ..... 364
7-4 Differentiated Instructions ..... 366
7-5 Coding Right-hand Instructions ..... 367
7-6 Instruction Tables ..... 370
7-7 Ladder Diagram Instructions ..... 376
7-8 Bit Control Instructions ..... 377
7-9 NO OPERATION - NOP(00) ..... 381
7-10 END - END(01) ..... 381
7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and ILC(03) ..... 381
7-12 JUMP and JUMP END - JMP(04) and JME(05) ..... 383
7-13 User Error Instructions: FAILURE ALARM AND RESET - FAL(06) and SEVERE FAILURE ALARM - FALS(07) ..... 385
7-14 Step Instructions:
STEP DEFINE and STEP START-STEP(08)/SNXT(09) ..... 385
7-15 Timer and Counter Instructions ..... 388
7-16 Shift Instructions ..... 404
7-17 Data Movement Instructions ..... 411
7-18 Data Control Instructions ..... 421
7-19 Comparison Instructions ..... 432
7-20 Conversion Instructions ..... 439
7-21 BCD Calculation Instructions ..... 457
7-22 Binary Calculation Instructions ..... 467
7-23 Special Math Instructions ..... 471
7-24 Logic Instructions ..... 479
7-25 Increment/Decrement Instructions ..... 483
7-26 Subroutine Instructions ..... 484
7-27 Pulse Output Instructions ..... 487
7-28 Special Instructions ..... 497
7-29 Interrupt Control Instructions ..... 501
7-30 Communications Instructions ..... 505
SECTION 8
PC Operations and Processing Time ..... 511
8-1 CPM1/CPM1A Cycle Time and I/O Response Time ..... 512
8-2 CPM2A/CPM2C Cycle Time and I/O Response Time ..... 523
8-3 SRM1(-V2) Cycle Time and I/O Response Time ..... 537

## TABLE OF CONTENTS

SECTION 9
Troubleshooting ..... 549
9-1 Introduction ..... 550
9-2 Programming Console Operation Errors ..... 550
9-3 Programming Errors ..... 551
9-4 User-defined Errors ..... 552
9-5 Operating Errors ..... 553
9-6 Error Log ..... 555
9-7 Host Link Errors ..... 557
9-8 Troubleshooting Flowcharts ..... 557
Appendices
A Programming Instructions ..... 559
B Error and Arithmetic Flag Operation ..... 565
C Memory Areas ..... 569
D I/O Assignment Sheet ..... 587
E Program Coding Sheet ..... 589
F List of FAL Numbers ..... 593
G Extended ASCII ..... 595
Index ..... 597
Revision History ..... 603

Downloaded from Elcodis.com electronic components distributor

## About this Manual:

This manual provides information on programming the CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) PCs. The following manuals describe the system configurations and installation of the PCs and provide a basic explanation of operating procedures for the Programming Consoles. Read the relevant manual first to acquaint yourself with the PC.

| Manual | Catalog No. |
| :--- | :--- |
| CPM1 Operation Manual | W262 |
| CPM1A Operation Manual | W317 |
| CPM2A Operation Manual | W352 |
| CPM2C Operation Manual | W356 |
| CPM2C-S Operation Manual | W377 |
| SRM1(-V2) Operation Manual | W318 |

Note 1. Version $2(-\mathrm{V} 2)$ of the SRM1 is included beginning with following revision of the manual: W318-E1-3.
2. Refer to sections on the CPM2C for information on CPM2C instructions and Expansion Units.
For programming the CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) PCs, use the CX-Programmer, special Support Software that runs in a Windows environment. The SYSMAC Support Software and SYSMAC-CPT Support Software can also be used. Please refer to the relevant manuals listed in the following table when using any one of Support Software.

| Name | Model No. | Manual | Catalog <br> No. |
| :--- | :--- | :--- | :--- |
| CX-Programmer version 3.1 | WS02-CXPC1-EV3 | CX-Programmer Operation Manual | W414 |
| CX-Programmer version 4.0 | WS02-CXPC1-EV4 |  | W425 |
| SYSMAC Support Software | C500-ZL3AT1-E | SYSMAC Support Software <br> Operation Manual: Basic | W247 |
|  | SYSMAC Support Software <br> Operation Manual: C-series PCs | W248 |  |
| SYSMAC-CPT Support Software | WS02-CPTB1-E | SYSMAC-CPT Support Software Quick <br> Start Guide | W332 |
|  |  | SYSMAC-CPT Support Software <br> User Manual | W333 |

Please read this manual carefully and be sure you understand the information provided before attempting to program or operate the PC.

Section 1 explains the PC Setup. The PC Setup can be used to control the operating parameters.
Section 2 explains special features of the PC.
Section 3 describes how to use the CPM1A-MAD01 and CPM2C-MAD11 Analog I/O Units, the CPM1ATS $\qquad$ and CPM2C-TS $\qquad$ Temperature Sensor Units, and the CPM1A-SRT21 and CPM2C-SRT21 CompoBus/S I/O Link Units.

WARNING
Failure to read and understand the information provided in this manual may result in personal injury or death, damage to the product, or product failure. Please read each section in its entirety and be sure you understand the information provided in the section and related sections before attempting any of the procedures or operations given.

## About this Manual, Continued

Section 4 describes how to use the communications functions provided in the PCs.
Section 5 describes the structure of the PC memory areas and explains how to use them. Details of some areas are provided in Appendix C.
Section 6 explains the basic steps and concepts involved in writing a basic ladder diagram program. It introduces the instructions that are used to build the basic structure of the ladder diagram and control its execution.
Section 7 explains instructions individually and provides the ladder diagram symbol, data areas, and flags used with each.
Section 8 explains the internal PC processing, as well as the time required for processing and execution.
Section 9 describes how to diagnose and correct hardware and software errors that can occur during operation.
Various Appendices are also provided for easy reference. Refer to the table of contents for a list of appendices.

## Read and Understand this Manual

Please read and understand this manual before using the product. Please consult your OMRON representative if you have any questions or comments.

## Warranty and Limitations of Liability

## WARRANTY

OMRON's exclusive warranty is that the products are free from defects in materials and workmanship for a period of one year (or other period if specified) from date of sale by OMRON.

OMRON MAKES NO WARRANTY OR REPRESENTATION, EXPRESS OR IMPLIED, REGARDING NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR PARTICULAR PURPOSE OF THE PRODUCTS. ANY BUYER OR USER ACKNOWLEDGES THAT THE BUYER OR USER ALONE HAS DETERMINED THAT THE PRODUCTS WILL SUITABLY MEET THE REQUIREMENTS OF THEIR INTENDED USE. OMRON DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED.

## LIMITATIONS OF LIABILITY

OMRON SHALL NOT BE RESPONSIBLE FOR SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES, LOSS OF PROFITS OR COMMERCIAL LOSS IN ANY WAY CONNECTED WITH THE PRODUCTS, WHETHER SUCH CLAIM IS BASED ON CONTRACT, WARRANTY, NEGLIGENCE, OR STRICT LIABILITY.

In no event shall the responsibility of OMRON for any act exceed the individual price of the product on which liability is asserted.

IN NO EVENT SHALL OMRON BE RESPONSIBLE FOR WARRANTY, REPAIR, OR OTHER CLAIMS REGARDING THE PRODUCTS UNLESS OMRON'S ANALYSIS CONFIRMS THAT THE PRODUCTS WERE PROPERLY HANDLED, STORED, INSTALLED, AND MAINTAINED AND NOT SUBJECT TO CONTAMINATION, ABUSE, MISUSE, OR INAPPROPRIATE MODIFICATION OR REPAIR.

## Application Considerations

## SUITABILITY FOR USE

OMRON shall not be responsible for conformity with any standards, codes, or regulations that apply to the combination of products in the customer's application or use of the products.

At the customer's request, OMRON will provide applicable third party certification documents identifying ratings and limitations of use that apply to the products. This information by itself is not sufficient for a complete determination of the suitability of the products in combination with the end product, machine, system, or other application or use.

The following are some examples of applications for which particular attention must be given. This is not intended to be an exhaustive list of all possible uses of the products, nor is it intended to imply that the uses listed may be suitable for the products:

- Outdoor use, uses involving potential chemical contamination or electrical interference, or conditions or uses not described in this manual.
- Nuclear energy control systems, combustion systems, railroad systems, aviation systems, medical equipment, amusement machines, vehicles, safety equipment, and installations subject to separate industry or government regulations.
- Systems, machines, and equipment that could present a risk to life or property.

Please know and observe all prohibitions of use applicable to the products.
NEVER USE THE PRODUCTS FOR AN APPLICATION INVOLVING SERIOUS RISK TO LIFE OR PROPERTY WITHOUT ENSURING THAT THE SYSTEM AS A WHOLE HAS BEEN DESIGNED TO ADDRESS THE RISKS, AND THAT THE OMRON PRODUCTS ARE PROPERLY RATED AND INSTALLED FOR THE INTENDED USE WITHIN THE OVERALL EQUIPMENT OR SYSTEM.

OMRON shall not be responsible for the user's programming of a programmable product, or any consequence thereof.

## Disclaimers

## CHANGE IN SPECIFICATIONS

Product specifications and accessories may be changed at any time based on improvements and other reasons.

It is our practice to change model numbers when published ratings or features are changed, or when significant construction changes are made. However, some specifications of the products may be changed without any notice. When in doubt, special model numbers may be assigned to fix or establish key specifications for your application on your request. Please consult with your OMRON representative at any time to confirm actual specifications of purchased products.

## DIMENSIONS AND WEIGHTS

Dimensions and weights are nominal and are not to be used for manufacturing purposes, even when tolerances are shown.

## PERFORMANCE DATA

Performance data given in this manual is provided as a guide for the user in determining suitability and does not constitute a warranty. It may represent the result of OMRON's test conditions, and the users must correlate it to actual application requirements. Actual performance is subject to the OMRON Warranty and Limitations of Liability.

## ERRORS AND OMISSIONS

The information in this manual has been carefully checked and is believed to be accurate; however, no responsibility is assumed for clerical, typographical, or proofreading errors, or omissions.

## PRECAUTIONS

This section provides general precautions for using the Programmable Controller (PC) and related devices.
The information contained in this section is important for the safe and reliable application of the Programmable Controller. You must read this section and understand the information contained before attempting to set up or operate a PC system.
1 Intended Audience ..... xviii
2 General Precautions ..... xviii
3 Safety Precautions ..... xviii
4 Operating Environment Precautions ..... xx
5 Application Precautions ..... xxi

## 1 Intended Audience

This manual is intended for the following personnel, who must also have knowledge of electrical systems (an electrical engineer or the equivalent).

- Personnel in charge of installing FA systems.
- Personnel in charge of designing FA systems.
- Personnel in charge of managing FA systems and facilities.


## 2 General Precautions

The user must operate the product according to the performance specifications described in the operation manuals.
Before using the product under conditions which are not described in the manual or applying the product to nuclear control systems, railroad systems, aviation systems, vehicles, combustion systems, medical equipment, amusement machines, safety equipment, and other systems, machines, and equipment that may have a serious influence on lives and property if used improperly, consult your OMRON representative.
Make sure that the ratings and performance characteristics of the product are sufficient for the systems, machines, and equipment, and be sure to provide the systems, machines, and equipment with double safety mechanisms.
This manual provides information for programming and operating the Unit. Be sure to read this manual before attempting to use the Unit and keep this manual close at hand for reference during operation.

WARNING It is extremely important that a PC and all PC Units be used for the specified purpose and under the specified conditions, especially in applications that can directly or indirectly affect human life. You must consult with your OMRON representative before applying a PC System to the above-mentioned applications.

## 3 Safety Precautions

WARNING Do not attempt to take any Unit apart while the power is being supplied. Doing so may result in electric shock.

1 WARNING Do not attempt to disassemble, repair, or modify any Units. Any attempt to do so may result in malfunction, fire, or electric shock.

Always turn OFF the power supply to the PC before attempting any of the following. Not turning OFF the power supply may result in malfunction or electric shock.

- Assembling the Units.
- Mounting or dismounting I/O Units, CPU Units, or any other Units.
- Connecting or wiring the cables.
- Connecting or disconnecting the connectors.
- Setting DIP switches.
- Replacing the battery

WARNING Do not touch any of the terminals or terminal blocks while the power is being supplied. Doing so may result in electric shock.

WARNING Always ground the system to $100 \Omega$ or less when installing the Units. Not connecting to a ground of $100 \Omega$ or less may result in electric shock.

Provide safety measures in external circuits (i.e., not in the Programmable Controller), including the following items, to ensure safety in the system if an abnormality occurs due to malfunction of the PC or another external factor affecting the PC operation. Not doing so may result in serious accidents.

- Emergency stop circuits, interlock circuits, limit circuits, and similar safety measures must be provided in external control circuits.
- The PC will turn OFF all outputs when its self-diagnosis function detects any error or when a severe failure alarm (FALS) instruction is executed. As a countermeasure for such errors, external safety measures must be provided to ensure safety in the system.
- The PC outputs may remain ON or OFF due to deposition or burning of the output relays or destruction of the output transistors. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.
- When the 24-VDC output (service power supply to the PC) is overloaded or short-circuited, the voltage may drop and result in the outputs being turned OFF. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.

WARNING When handling the Memory Backup Battery, never drop, disassemble, distort, short-circuit, recharge, heat to a temperature exceeding $100^{\circ} \mathrm{C}$, or throw into fire. The Battery may explode, catch fire, or leak fluid if mishandled in any of these ways.

Caution Execute online edit only after confirming that no adverse effects will be caused by extending the cycle time. Otherwise, input signals may not be readable.
! Caution When transferring programs to other nodes, or when making changes to I/O memory, confirm the safety of the destination node before transfer. Not doing so may result in injury.

Tighten the screws on the terminal block of the AC Power Supply Unit to the torque specified in the operation manual. The loose screws may result in fire or malfunction.

Caution When connecting the PC to a personal computer or other peripheral device, either ground the $0-\mathrm{V}$ side of the PC or do not ground the PC at all. Although some grounding methods short the $24-\mathrm{V}$ side, as shown in the following diagram, never do so with the PC.

INCORRECT Grounding: Shorting the $\mathbf{2 4 - V}$ side of the Power Supply


## 4 Operating Environment Precautions

1 Caution Do not operate the control system in the following places:

- Locations subject to direct sunlight.
- Locations subject to temperatures or humidity outside the range specified in the specifications.
- Locations subject to condensation as the result of severe changes in temperature.
- Locations subject to corrosive or flammable gases.
- Locations subject to dust (especially iron dust) or salts.
- Locations subject to exposure to water, oil, or chemicals.
- Locations subject to shock or vibration.
$\triangle$ Caution
Take appropriate and sufficient countermeasures when installing systems in the following locations:
- Locations subject to static electricity or other forms of noise.
- Locations subject to strong electromagnetic fields.
- Locations subject to possible exposure to radioactivity.
- Locations close to power supplies.

1 Caution The operating environment of the PC System can have a large effect on the longevity and reliability of the system. Improper operating environments can lead to malfunction, failure, and other unforeseeable problems with the PC System. Be sure that the operating environment is within the specified conditions at installation and remains within the specified conditions during the life of the system.

## 5 Application Precautions

Observe the following precautions when using the PC System.

## Caution Failure to abide by the following precautions could lead to faulty operation of the PC or the system, or could damage the PC or PC Units. Always heed these precautions.

## Designing Circuits or Creating Ladder Programs

- Fail-safe measures must be taken by the customer to ensure safety in the event of incorrect, missing, or abnormal signals caused by broken signal lines, momentary power interruptions, or other causes.
- Construct a control circuit so that power supply for the I/O circuits does not come ON before power supply for the Unit. If power supply for the I/O circuits comes ON before power supply for the Unit, normal operation may be temporarily interrupted.
- If the operating mode is changed from RUN or MONITOR mode to PROGRAM mode, with the IOM Hold Bit ON, the output will hold the most recent status. In such a case, ensure that the external load does not exceed specifications. (If operation is stopped because of an operating error, including errors generated by FALS instructions, the values in the internal memory of the CPU Unit will be saved, but the outputs will all turn OFF.)
- For models with only the super-capacitor installed, the contents of the READ/ WRITE enable area of the DM area, HR area, AR area, and CNT data area may be damaged if the power is turned OFF for a long time. To prevent such damage, provide ladder program that will check AR 1314 to ensure proper operation of the system.
- The life of relays largely varies depending on switching conditions. Be sure to test operating conditions using actual Units and use the product within the specified number of switchings so as not to cause any performance problems. Using the product with performance problems may result in defective insulation between circuits or burning of the relays.


## Installation

- Install the Units properly as specified in the relevant operation manual(s). Improper installation of the Units may result in malfunction.
- Do not install the PC or PC Units in places where the Units may be affected by excessive noise. Doing so may result in malfunction.
- Install the Units properly so that they will not fall off.
- Be sure that all the mounting screws, terminal screws, and cable connector screws are tightened to the torque specified in the relevant manuals. Incorrect tightening torque may result in malfunction.
- Install the Expansion I/O Unit connector cover to the last Expansion I/O Unit to prevent dust or foreign matter from entering inside the Unit. Not doing so may result in malfunction.
- Be sure that the terminal blocks, expansion cables, and other items with locking devices are properly locked into place. Improper locking may result in malfunction.


## Wiring and Connection

- Be sure to use cables as specified in the relevant manual(s).
- Install external breakers and take other safety measures against short-circuiting in external wiring. Insufficient safety measures against short-circuiting may result in burning.
- When wiring signal lines, do not place them in the same duct as high-voltage lines or power lines. Doing so may result in malfunction.
- Be sure that terminal blocks and connectors are connected in the specified direction with the correct polarity. Not doing so may result in malfunction.
- Leave the labels attached CPM1 or CPM2A Units when wiring to prevent wiring cuttings from entering the Units.
- Attach the labels supplied with CPM1A or CPM2C Units or provide other protective covers when wiring to prevent dust or wiring cuttings from entering the Units.
- Remove the labels after the completion of wiring to ensure proper heat dissipation. Leaving the labels attached may result in malfunction.
- Use the connectors and wiring materials specified in the relevant manual(s).
- Be sure to wire according to the relevant manual(s). Incorrect wiring may result in burning.


## I/O Connection and System Startup

- Disconnect the functional ground terminal when performing withstand voltage tests.
- Always use the power supply voltages specified in the operation manual(s). An incorrect voltage may result in malfunction or burning.
- Take appropriate measures to ensure that the specified power with the rated voltage and frequency is supplied. Be particularly careful in places where the power supply is unstable.
- Do not apply voltages to the input terminals in excess of the rated input voltage. Excess voltages may result in burning.
- Do not apply voltages or connect loads to the output terminals in excess of the maximum switching capacity. Excess voltage or loads may result in burning.
- Double-check all wiring and switch settings before turning ON the power supply. Incorrect wiring may result in burning.
- Check the user program for proper execution before actually running it on the Unit. Not checking the program may result in an unexpected operation.


## Handling Precautions

- When using, storing, or transporting the product, keep within the specifications listed in the relevant manual(s).
- Confirm that no adverse effect will occur in the system before attempting any of the following. Not doing so may result in an unexpected operation.
- Changing the operating mode of the PC.
- Force-setting/force-resetting any bit in memory.
- Changing the present value of any word or any set value in memory.
- Before touching a Unit, be sure to first touch a grounded metallic object to discharge any static built-up. Not doing so may result in malfunction or damage.
- Do not touch the Expansion I/O Unit Connecting Cable while the power is being supplied to prevent any malfunction due to static electricity.
- Do not pull on the cables or bend the cables beyond their natural limit. Doing either of these may break the cables.
- Do not place objects on top of the cables. Doing so may break the cables.
- When disposing of Units or other products, be sure to do so according to local laws and regulations.
- When using a Temperature Sensor Unit with a thermocouple input (CPM1A-TS001/002, CPM2C-TS001), observe the following precautions:
- With the CPM1A-TS001/002, do not remove the cold junction compensator attached at the time of delivery. If the cold junction compensator is removed the Unit will not be able to measure temperatures correctly.
- With the CPM1A-TS001/002, each of the input circuits is calibrated with the cold junction compensator attached to the Unit. If the Unit is used with the cold junction compensator from other Units, the Unit will not be able to measure temperatures correctly.
- With the CPM1A-TS001/002 or the CPM2C-TS001, do not touch the cold junction compensator. Doing so may result in incorrect temperature measurement.


## Maintenance

- When replacing a part, be sure to confirm that the rating of a new part is correct. Not doing so may result in malfunction or burning.
- When the CPU Unit is replaced, resume operation only after transferring to the new CPU Unit the contents of the DM and HR Areas required for operation. Not doing so may result in an unexpected operation.


## Transportation and Storage

- When transporting the Units, use special packing boxes. Do not subject the Units or other products to excessive vibration or shock during transportation and do not to drop them.
- Store the Units within the following temperature and humidity ranges:

Storage temperature: -25 to $65^{\circ} \mathrm{C}$
Storage humidity: $\quad 25 \%$ to $85 \%$ (with no icing or condensation)

This section explains the PC Setup in the CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) PCs. The PC Setup can be used to control the operating parameters. To change the PC Setup, refer to the Operation Manual of the PC for Programming Console procedures.
Refer to the SSS Operation Manual: C-series PCs for SSS procedures. Refer to the SYSMAC-CPT Support Software Quick Start Guide (W332) and User Manual (W333) for SYSMAC-CPT Support Software procedures.

If you are not familiar with OMRON PCs or ladder diagram program, you can read 1-1 PC Setup as an overview of the operating parameters available for the CPM1/CPM1A, CPM2A/CPM2C, and SRM1(-V2). You may then want to read Section 5 Memory Areas, Section 6 Ladder-diagram Programming, and related instructions in Section 7 Instruction Set before completing this section.
1-1 PC Setup ..... 2
1-1-1 Changing the PC Setup ..... 2
1-1-2 CPM1/CPM1A PC Setup Settings ..... 3
1-1-3 CPM2A/CPM2C PC Setup Settings ..... 7
1-1-4 SRM1(-V2) PC Setup Settings ..... 13
1-2 Basic PC Operation and I/O Processes ..... 16
1-2-1 Startup Mode ..... 16
1-2-2 Hold Bit Status ..... 17
1-2-3 Program Memory Write-protection ..... 17
1-2-4 RS-232C Port Servicing Time (CPM2A/CPM2C/SRM1(-V2) Only) ..... 18
1-2-5 Peripheral Port Servicing Time ..... 18
1-2-6 Cycle Monitor Time ..... 18
1-2-7 Minimum Cycle Time ..... 19
1-2-8 Input Time Constants ..... 19
1-2-9 Error Log Settings ..... 21
1-3 CPM2C Changes in SW2 ..... 21

## 1-1 PC Setup

## Default Values

Caution When data memory (DM) is cleared from a Programming Device, the PC Setup settings will also be cleared to all zeros.

## 1-1-1 Changing the PC Setup

PC Setup settings are accessed at various times depending on the setting, as described below.

- DM 6600 to DM 6614: Accessed only when PC's power supply is turned ON.
- DM 6615 to DM 6644: Accessed only when program execution begins.
- DM 6645 to DM 6655: Accessed regularly when the power is ON.

Since changes in the PC Setup become effective only at the times given above, the PC will have to be restarted to make changes in DM 6600 to DM 6614 effective, and program execution will have to be restarted to make changes in DM 6615 to DM 6644 effective.
When DM 6602 bits 00 to 03 are set to protect the program memory, DM 6602 cannot be changed using the PC Setup operation of the Support Software. To change DM 6602, use the I/O Monitor or DM Edit operation.

## Making Changes from a Programming Device

The PC Setup comprises various operating parameters that control PC operation. In order to make the maximum use of PC functionality when using interrupt processing and communications functions, the PC Setup may be customized according to operating conditions.
At the time of shipping, the defaults are set for general operating conditions, so that the PC can be used without having to change the settings. You are, however, advised to check the default values before operation.

The default values for the PC Setup are 0000 for all words (except for the low battery error enable in DM 6655 bits 12 to 15 for CPM2A CPU Units). The default values can be reset at any time by turning ON SR 25210 in PROGRAM mode.

The PC Setup can be read, but not overwritten, from the user program. Writing can be done only by using a Programming Device.
Although the PC Setup is stored in DM 6600 to DM 6655, settings can be made and changed only from a Programming Device (e.g., SSS, or Programming Console). DM 6600 to DM 6644 can be set or changed only while in PROGRAM mode. DM 6645 to DM 6655 can be set or changed while in either PROGRAM mode or MONITOR mode. The cycle time will be rather long when the PC Setup is changed in MONITOR mode.
The following settings can be made in PROGRAM mode from the SSS using menu operations. All other settings must be made using the hexadecimal setting operation.

- Startup Mode (DM 6600)
- I/O Hold Bit Status and Forced Status Hold Bit Status (DM 6601)
- Cycle Monitor Time (DM 6618)
- Cycle Time (DM 6619)
- RS-232C Port Settings (DM 6645 to DM 6649)

Note The RS-232C Port Settings (DM 6645 to DM 6649) are not used in CPM1/CPM1A PCs because these PCs aren't equipped with an RS-232C port.

## Errors in the PC Setup

If an incorrect PC Setup setting is accessed, a non-fatal error (error code 9B) will be generated, the corresponding error flag (AR 1300 to AR 1302) will be turned ON, and the default setting will be used instead of the incorrect setting.

## 1-1-2 CPM1/CPM1A PC Setup Settings

The PC Setup is broadly divided into four categories: 1) Settings related to basic PC operation and I/O processes, 2) Settings related to the cycle time, 3) Settings related to interrupts, and 4) Settings related to communications. This section will explain the settings according to these classifications.

The following table shows the settings for CPM1/CPM1A PCs in order. Refer to the page number in the last column for more details on that setting.

| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| Startup Processing (DM 6600 to DM 6614) <br> The following settings are effective after transfer to the PC only after the PC is restarted. |  |  |  |
| DM 6600 | 00 to 07 | Startup mode (effective when bits 08 to 15 are set to 02). 00: PROGRAM; 01: MONITOR 02: RUN | 16 |
|  | 08 to 15 | Startup mode designation <br> 00: According to communications port setting switch and peripheral port connection (See table at the bottom of this page.) <br> 01: Continue operating mode last used before power was turned OFF. <br> 02: Setting in 00 to 07 |  |
| DM 6601 | 00 to 07 | Not used. | 17 |
|  | 08 to 11 | IOM Hold Bit (SR 25212) Status at Startup 0: Reset; 1: Maintain (See note 3.) |  |
|  | 12 to 15 | Forced Status Hold Bit (SR 25211) Status at Startup 0: Reset; 1: Maintain (See note 3.) |  |
| DM 6602 | 00 to 03 | Program memory write-protection <br> 0: Program memory unprotected <br> 1: Program memory write-protected (except DM 6602 itself) | 17 |
|  | 04 to 07 | Programming Console display language <br> 0: English; 1: Japanese |  |
|  | 08 to 15 | Not used. |  |
| DM 6603 | 00 to 15 | Not used. |  |
| DM 6604 | 00 to 07 | 00: If data could not be saved with the built-in capacitor (AR 1314 ON), a memory error will not be generated. <br> 01: If data could not be saved with the built-in capacitor (AR 1314 ON), a memory error will be generated. |  |
|  | 08 to 15 | Not used. |  |
| DM 6605 to DM 6614 | 00 to 15 | Not used. |  |
| Cycle Time Settings (DM 6615 to DM 6619) <br> The following settings are effective after transfer to the PC the next time operation is started. |  |  |  |
| DM 6615, <br> DM 6616 | 00 to 15 | Not used. |  |
| DM 6617 | 00 to 07 | Servicing time for peripheral port (effective when bits 08 to 15 are set to 01) 00 to 99 (BCD): Percentage of cycle time used to service peripheral. | 18 |
|  | 08 to 15 | Peripheral port servicing setting enable 00: $5 \%$ of the cycle time <br> 01: Use time in 00 to 07. |  |
| DM 6618 | 00 to 07 | Cycle monitor time (effective when bits 08 to 15 are set to 01,02 , or 03) 00 to 99 (BCD): Setting (see 08 to 15) | 18 |
|  | 08 to 15 | Cycle monitor enable (Setting in 00 to 07 x unit; 99 s max.) <br> 00: 120 ms (setting in bits 00 to 07 disabled) <br> 01: Setting unit: 10 ms <br> 02: Setting unit: 100 ms <br> 03: Setting unit: 1 s |  |
| DM 6619 | 00 to 15 | Cycle time 0000: Variable (no minimum) 0001 to 9999 (BCD): Minimum time in ms | 19 |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| Interrupt Processing (DM 6620 to DM 6639) |  |  |  |
| The following settings are effective after transfer to the PC the next time operation is started. |  |  |  |
| DM 6620 | 00 to 03 | Input constant for IR 00000 to IR 00002 <br> 0: $8 \mathrm{~ms} ; 1: 1 \mathrm{~ms} ; 2: 2 \mathrm{~ms} ; 3: 4 \mathrm{~ms} ; 4: 8 \mathrm{~ms} ; 5: 16 \mathrm{~ms} ; 6: 32 \mathrm{~ms} ; 7: 64 \mathrm{~ms} ; 8: 128 \mathrm{~ms}$ | 19 |
|  | 04 to 07 | Input constant for IR 00003 and IR 00004 (Setting same as bits 00 to 03) |  |
|  | 08 to 11 | Input constant for IR 00005 and IR 00006 (Setting same as bits 00 to 03) |  |
|  | 12 to 15 | Input constant for IR 00007 to IR 00011 (Setting same as bits 00 to 03) |  |
| DM 6621 | 00 to 07 | Input constant for IR 001 <br> 00: $8 \mathrm{~ms} ; 01: 1 \mathrm{~ms} ; 02: 2 \mathrm{~ms} ; 03: 4 \mathrm{~ms} ; 04: 8 \mathrm{~ms} ; 05: 16 \mathrm{~ms} ; 06: 32 \mathrm{~ms} ; 07: 64 \mathrm{~ms} ; 08:$ <br> 128 ms |  |
|  | 08 to 15 | Input constant for IR 002 (Setting same as for IR 001.) |  |
| DM 6622 | 00 to 07 | Input constant for IR 003 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 004 (Setting same as for IR 001.) |  |
| DM 6623 | 00 to 07 | Input constant for IR 005 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 006 (Setting same as for IR 001.) |  |
| DM 6624 | 00 to 07 | Input constant for IR 007 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 008 (Setting same as for IR 001.) |  |
| DM 6625 | 00 to 07 | Input constant for IR 009 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Not used. |  |
| DM 6626 to DM 6627 | 00 to 15 | Not used. |  |
| DM 6628 | 00 to 03 | Interrupt enable for IR 00003 (0: Normal input; 1: Interrupt input; 2: Quick-response) | 79 |
|  | 04 to 07 | Interrupt enable for IR 00004 (0: Normal input; 1: Interrupt input; 2: Quick-response) |  |
|  | 08 to 11 | Interrupt enable for IR 00005 (0: Normal input; 1: Interrupt input; 2: Quick-response) |  |
|  | 12 to 15 | Interrupt enable for IR 00006 (0: Normal input; 1: Interrupt input; 2: Quick-response) |  |
| DM 6629 to DM 6641 | 00 to 15 | Not used. |  |
| High-speed Counter Settings (DM 6640 to DM 6644) |  |  |  |
| The following settings are effective after transfer to the PC the next time operation is started. |  |  |  |
| DM 6640 to DM 6641 | 00 to 15 | Not used. |  |
| DM 6642 | 00 to 03 | High-speed counter mode <br> 0: Up/down counter mode; 4: Incrementing counter mode | 86 |
|  | 04 to 07 | High-speed counter reset mode <br> 0 : Z phase and software reset; 1: Software reset only |  |
|  | 08 to 15 | High-speed counter enable <br> 00: Don't use high-speed counter; 01: Use high-speed counter with settings in 00 to 07 |  |
| DM 6643, <br> DM 6644 | 00 to 15 | Not used. |  |


| Word(s) | Bit(s) | Function |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Peripheral Port Settings <br> The following settings are effective after transfer to the PC. |  |  |  |  |  |
| DM 6645 to DM 6649 | 00 to 15 | Not used. |  |  | 226 |
| DM 6650 | 00 to 07 | Port settings <br> 00: Standard (1 start bit, 7-bit data, even parity, 2 stop bits, $9,600 \mathrm{bps}$ ) <br> 01: Settings in DM 6651 <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |
|  | 08 to 11 | Link area for 1:1 PC Link via peripheral port: 0: LR 00 to LR 15 |  |  |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |
| DM 6651 | 00 to 07 | Baud rate <br> 00: 1.2K, 01: $2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K}, 05$ to 07 : Cannot be used (see note 2) <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |
|  | 08 to 15 |  |  |  |  |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) (See note 4.) 0000 to 9999: In ms. <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |
| DM 6653 | 00 to 07 | Node number (Host Link) <br> 00 to 31 (BCD) <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |
|  | 08 to 15 | Not used. |  |  |  |
| DM 6654 | 00 to 15 | Not used. |  |  |  |
| Error Log Settings (DM 6655) <br> The following settings are effective after transfer to the PC. |  |  |  |  |  |
| DM 6655 | 00 to 03 | Style <br> 0: Shift after 7 records have been stored <br> 1: Store only first 7 records (no shifting) <br> 2 to F: Do not store records |  |  |  |
|  | 04 to 07 | Not used. |  |  |  |
|  | 08 to 11 | Cycle time monitor enable <br> 0 : Detect long cycles as non-fatal errors <br> 1: Do not detect long cycles |  |  |  |
|  | 12 to 15 | Not used. |  |  |  |

Note 1. When the startup mode is set to continue the operating mode last used before the power was turned off, that operating mode will be retained by the built-in capacitor. If the power remains off for longer than the backup time of the capacitor, the data may be lost. (For details on the holding time, refer to the CPM1A or CPM1 Operation Manual.)
2. Do not set to " 05 " to " 07 ." If set to this value, the CPM1/CPM1A will not operate properly and the RUN PC Setup Error Flag (AR 1302 ON) will not turn ON.
3. Retention of IOM Hold Bit (SR 25212) Status

If the "IOM Hold Bit Status at Startup" (DM 6601, bits 08 to 11) is set to "Maintain" with the IOM Hold Bit (SR 25212) turned ON, operation can be started with the I/O memory (I/O, IR, LR) status just as it was before the power was turned OFF. (The input area is refreshed at startup, however, so it is overwritten by the most recently updated input status.)

## Retention of Forced Status Hold Bit (SR 25211) Status

If the "Forced Status Hold Bit Status at Startup" (DM 6601, bits 12 to 15) is set to "Maintain" with the Forced Status Hold Bit (SR 25211) turned ON, operation can be started with the forced set/reset status just as it was before the power was turned OFF. (When starting up in RUN Mode, however, the forced set/reset status is cleared.)
Even if the "IOM Hold Bit Status at Startup" or "Forced Status Hold Bit Status at Startup" is set to "Maintain," the IOM Hold Bit (SR 25212) or Forced Status Hold Bit (SR 25211) status may be cleared if the power remains OFF for longer than the backup time of the built-in capacitor. (For details on the holding time, refer to the CPM1A or CPM1 Operation Manual.) At this time the I/O memory will also be cleared, so set up the system so that clearing the I/O memory will not cause problems.
4. The transmission delay is the delay between the previous transmission and the next transmission.

5. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range. Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; even parity, 2 stop bits, 9,600 bps)
Transmission delay: No
Node number: 00

## 1-1-3 CPM2A/CPM2C PC Setup Settings

The PC Setup is broadly divided into four categories: 1) Settings related to basic PC operation and I/O processes, 2) Settings related to pulse output functions, 3) Settings related to interrupts, and 4) Settings related to communications. This section will explain the settings according to these classifications.
The following table shows the setting in order in the DM area. For details, refer to the page numbers shown.

| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| Startup Processing (DM 6600 to DM 6614) |  |  |  |
| DM 6600 | 00 to 07 | Startup mode (effective when bits 08 to 15 are set to 02). 00: PROGRAM; 01: MONITOR; 02: RUN | 16 |
|  | 08 to 15 | Startup mode designation <br> 00: Mode set on Programming Console switch if Programming Console is connected. <br> No Programming Device connected: RUN Mode <br> Programming Console connected: Mode set on mode switch on Programming Console <br> Other Programming Device connected: PROGRAM Mode <br> 01: Continue operating mode last used before power was turned OFF. <br> 02: Setting in 00 to 07 <br> The setting of the switch SW2 will affect the operating mode for all CPM2C CPU Units produced before 1 September 2000. Refer to 1-3 Changes in SW2 for details. |  |
| DM 6601 | 00 to 07 | Not used. | 17 |
|  | 08 to 11 | IOM Hold Bit (SR 25212) Status at Startup 0: Reset to 0; 1: Maintain previous status |  |
|  | 12 to 15 | Forced Status Hold Bit (SR 25211) Status at Startup 0 : Reset to 0; 1: Maintain previous status |  |
| DM 6602 | 00 to 03 | Program memory write-protection <br> 0: Program memory unprotected <br> 1: Program memory write-protected (except DM 6602 itself) | 17 |
|  | 04 to 07 | Programming Console display language 0: English; 1: Japanese |  |
|  | 08 to 11 | Expansion instruction function code assignments <br> 0 : Default settings <br> 1: User assignments | 161 |
|  | 12 to 15 | Not used. |  |
| DM 6603 | 00 to 15 | Not used. |  |
| DM 6604 | 00 to 07 | 00: A memory error will not be generated if data could not be retained by the battery. <br> 01: A memory error will be generated if data could not be retained by the battery. |  |
|  | 08 to 15 | Not used. |  |
| DM 6605 to DM 6614 | 00 to 15 | Not used. |  |

Note For CPM2C PCs with lot number of 31800 or earlier, the startup operating mode will be as shown in the following table if bits 08 to 15 of DM 6600 are set to 00 .

| Peripheral port <br> connected to | Communications port setting switch |  |
| :--- | :--- | :--- |
|  | SW2 OFF | SW2 ON |
| Nothing | PROGRAM | RUN |
| Programming <br> Console | Mode set on Programming <br> Console mode switch | PROGRAM (The CPM2C will <br> not be able to communicate <br> with Programming Console.) |
| Other Programming <br> Device | PROGRAM (The CPM2C will <br> not be able to communicate <br> with Programming Device.) | PROGRAM |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| Cycle Time Settings (DM 6615 to DM 6619) |  |  |  |
| DM 6615 | 00 to 15 | Not used. |  |
| DM 6616 | 00 to 07 | Servicing time for RS-232C port (Effective when bits 08 to 15 are set to 01.) 00 to 99 (BCD): Percentage of cycle time used to service RS-232C port. | 18 |
|  | 08 to 15 | RS-232C port servicing setting enable 00: $5 \%$ of the cycle time <br> 01: Use time in bits 00 to 07. |  |
| DM 6617 | 00 to 07 | Servicing time for peripheral port (Effective when bits 08 to 15 are set to 01.) 00 to 99 (BCD): Percentage of cycle time used to service peripheral. | 18 |
|  | 08 to 15 | Peripheral port servicing setting enable $00: 5 \%$ of the cycle time <br> 01: Use time in bits 00 to 07. |  |
| DM 6618 | 00 to 07 | Cycle monitor time (Effective when bits 08 to 15 are set to 01, 02, or 03.) 00 to 99 (BCD): Setting (See bits 08 to 15, below.) <br> A fatal error will be generated and PC operation will stop if the cycle time exceeds the cycle monitor time set here. | 18 |
|  | 08 to 15 | Cycle monitor enable (Setting in 00 to $07 \times$ units; 99 s max.) <br> 00: 120 ms (setting in bits 00 to 07 disabled) <br> 01: Setting units: 10 ms <br> 02: Setting units: 100 ms <br> 03: Setting units: 1 s |  |
| DM 6619 | 00 to 15 | Minimum cycle time 0000: Variable (no minimum) 0001 to 9999 (BCD): Minimum time in ms | 19 |
| Interrupt Processing (DM 6620 to DM 6639) <br> The following settings are effective after transfer to the PC the next time operation is started. |  |  |  |
| DM 6620 | 00 to 03 | Input time constant for IR 00000 to IR 00002 0: $10 \mathrm{~ms} ; 1: 1 \mathrm{~ms} ; 2: 2 \mathrm{~ms} ; 3: 3 \mathrm{~ms} ; 4: 5 \mathrm{~ms} ; 5: 10 \mathrm{~ms} ; 6: 20 \mathrm{~ms} ; 7: 40 \mathrm{~ms} ; 8: 80 \mathrm{~ms}$ | 19 |
|  | 04 to 07 | Input time constant for IR 00003 and IR 00004 (Setting same as bits 00 to 03) |  |
|  | 08 to 11 | Input time constant for IR 00005 and IR 00006 (Setting same as bits 00 to 03) |  |
|  | 12 to 15 | Input time constant for IR 00007 to IR 00011 (Setting same as bits 00 to 03) |  |
| DM 6621 | 00 to 07 | Input time constant for IR 001     <br> 00: 10 ms $01: 1 \mathrm{~ms}$ $02: 2 \mathrm{~ms}$ $03: 3 \mathrm{~ms}$ $04: 5 \mathrm{~ms}$ <br> $05: 10 \mathrm{~ms}$ $06: 20 \mathrm{~ms}$ $07: 40 \mathrm{~ms}$ $08: 80 \mathrm{~ms}$  |  |
|  | 08 to 15 | Input constant for IR 002 (Setting same as for IR 001.) |  |
| DM 6622 | 00 to 07 | Input constant for IR 003 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 004 (Setting same as for IR 001.) |  |
| DM 6623 | 00 to 07 | Input constant for IR 005 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 006 (Setting same as for IR 001.) |  |
| DM 6624 | 00 to 07 | Input constant for IR 007 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Input constant for IR 008 (Setting same as for IR 001.) |  |
| DM 6625 | 00 to 07 | Input constant for IR 009 (Setting same as for IR 001.) |  |
|  | 08 to 15 | Not used. |  |
| DM 6626 to DM 6627 | 00 to 15 | Not used. |  |
| DM6628 | 00 to 03 | Interrupt enable for IR 00003 (0: Normal input; 1: Interrupt input; 2: Quick-response) | 30 |
|  | 04 to 07 | Interrupt enable for IR 00004 (0: Normal input; 1: Interrupt input; 2: Quick-response) |  |
|  | 08 to 11 | Interrupt enable for IR 00005 (0: Normal input; 1: Interrupt input; 2: Quick-response) (Set to 0 in CPM2C CPU Units with 10 I/O points.) |  |
|  | 12 to 15 | Interrupt enable for IR 00006 (0: Normal input; 1: Interrupt input; 2: Quick-response) (This input does not exist in CPM2C CPU Units with 10 I/O points.) |  |


| Word(s) | Bit(s) |  | Function |
| :---: | :---: | :--- | :---: |
| 6629 | 00 to 03 | PV coordinate system for pulse output 0 <br> 0: Relative coordinates; 1: Absolute coordinates | Page |
|  | 04 to 07 | PV coordinate system for pulse output 1 <br> 0: Relative coordinates; 1: Absolute coordinates |  |
|  | 08 to 15 | Not used. |  |
|  | 00 to 15 | Not used. |  |

High-speed Counter Settings (DM 6640 to DM 6644)

| DM 6640 to DM 6641 | 00 to 15 | Not used. |  |
| :---: | :---: | :---: | :---: |
| DM 6642 | 00 to 03 | High-speed counter mode <br> 0 : Differential phase mode ( 5 kHz ) <br> 1: Pulse + direction input mode ( 20 kHz ) <br> 2: Up/down input mode ( 20 kHz ) <br> 4: Increment mode ( 20 kHz ) | 47, 56 |
|  | 04 to 07 | High-speed counter reset mode 0 : Z phase and software reset; 1: Software reset only |  |
|  | 08 to 15 | High-speed counter/Synchronized pulse control for IR 00000 to IR 00002 <br> 00: Don't use either function. <br> 01: Use as high-speed counters. <br> 02: Use for synchronized pulse control ( 10 to 500 Hz ). <br> 03: Use for synchronized pulse control ( 20 Hz to 1 kHz ). <br> 04: Use for synchronized pulse control ( 300 Hz to 20 kHz ). |  |
| DM 6643, DM 6644 | 00 to 15 | Not used. |  |

## RS-232C Port Communications Settings

The following settings are effective after transfer to the PC.
If the CPM2A CPU Unit's Communications Switch is ON, communications through the CPM2A's RS-232C port are governed by the default settings (all 0) regardless of the settings in DM 6645 through DM 6649.
If pin 2 of the CPM2C CPU Unit's DIP switch is ON, communications through the CPM2C's RS-232C port are governed by the default settings (all 0) regardless of the settings in DM 6645 through DM 6649.

| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7 data bits, even parity, 2 stop bits, 9,600 bps), Host Link unit <br> number: 0 <br> 1: Settings in DM 6646 <br> (Any other setting will cause a non-fatal error and AR 1302 will turn ON.) | 226 |
| :--- | :--- | :--- | :--- |
|  | 04 to 07 | CTS control setting <br> 0: Disable CTS control; 1: Enable CTS control <br> (Any other setting will cause a non-fatal error and AR 1302 will turn ON.) |  |
|  | 08 to 11 | Link words for 1:1 data link <br> 0: LR 00 to LR 15 (Any other settings are ineffective.) |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: NT Link <br> (Any other setting causes a non-fatal error and turns ON AR 1302.) |  |


| Word(s) | Bit(s) | Function |  |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM 6646 | 00 to 07 | Baud rate <br> 00: 1,200 bps; 01: 2,400 bps; 02: 4,800 bps; 03: 9,600 bps; 04: 19,200 bps |  |  |  | 226 |
|  | 08 to 15 | Frame format  <br> $00:$ Start bits <br> 00 1 bit <br> $01:$ 1 bit <br> $02:$ 1 bit <br> $03:$ 1 bit <br> $04:$ 1 bit <br> $05:$ 1 bit <br> $06:$ 1 bit <br> $07:$ 1 bit <br> $08:$ 1 bit <br> $09:$ 1 bit <br> 10 1 bit <br> $11:$ 1 bit <br> (Any other setting  <br> bits, 9,600 bps),  | Data bits <br> 7 bits <br> 7 bits <br> 7 bits <br> 7 bits <br> 7 bits <br> 7 bits <br> 8 bits <br> 8 bits <br> 8 bits <br> 8 bits <br> 8 bits <br> 8 bits <br> ecifies stan auses a non-f | Stop bits <br> 1 bit <br> 1 bit <br> 1 bit <br> 2 bits <br> 2 bits <br> 2 bits <br> 1 bit <br> 1 bit <br> 1 bit <br> 2 bits <br> 2 bits <br> 2 bits <br> ettings (1 s or, and turn | Parity <br> Even <br> Odd <br> None <br> Even <br> Odd <br> None <br> Even <br> Odd <br> None <br> Even <br> Odd <br> None <br> bit, 7 <br> ON AR |  |
| DM 6647 | 00 to 15 | Transmission delay ( 0000 to 9999 BCD sets a delay of 0 to $99,990 \mathrm{~ms}$.) <br> (Any other setting specifies a delay of 0 ms , causes a non-fatal error, and turns ON AR 1302.) |  |  |  | 226 |
| DM 6648 | 00 to 07 | Node number (Host Link) 00 to 31 (BCD) |  |  |  | 226 |
|  | 08 to 11 | Start code selection for no-protocol communications <br> 0: Disables start code; 1: Enables start code in DM 6649 <br> (Any other setting disables the start code, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |
|  | 12 to 15 | End code selection for no-protocol communications 0: Disables end code; 1: Enables end code in DM 6649; 2: Sets end code of CR, LF. (Any other setting disables the end code, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |
| DM 6649 | 00 to 07 | Start code (00 to FF) <br> (This setting is valid only when bits 8 to 11 of DM 6648 are set to 1.) |  |  |  | 226 |
|  | 08 to 15 | When bits 12 to 15 of DM 6648 set to 0 : <br> Sets the number of bytes to receive. (00: 256 bytes; 01 to FF: 1 to 255 bytes) <br> When bits 12 to 15 of DM 6648 set to 1 : <br> Sets the end code. (00 to FF) |  |  |  |  |


| Word(s) | Bit(s) | Function |  |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Peripheral Port Communications Settings <br> The following settings are effective after transfer to the PC. <br> If the CPM2A CPU Unit's Communications Switch is ON, communications through the peripheral port are governed by the default settings (all 0) regardless of the settings in DM 6650 through DM 6654. <br> The CPM2A's Communications Switch setting has no effect on communications with a Programming Console connected to the peripheral port or Support Software set for peripheral bus communications. The CPM2A CPU Unit will auto-detect either Programming Device and automatically establish communications. |  |  |  |  |  |  |
| SW2 on the CPM2C CPU Unit must be OFF in order for communications through the CPM2C's peripheral port to be governed by the settings in DM 6650 through DM 6654. |  |  |  |  |  |  |
| DM 6650 | 00 to 03 | Port settings <br> 00: Standard (1 start bit, 7 data bits, even parity, 2 stop bits, 9,600 bps), Host Link unit number: 0 <br> 01: Settings in DM 6651 <br> (Any other setting specifies standard settings, causes a non-fatal error, and turns ON AR 1302.) |  |  |  | 226 |
|  | 04 to 11 | Not used. |  |  |  |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link or peripheral bus; 1: No-protocol <br> (Any other setting specifies Host Link, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |
| DM 6651 | 00 to 07 | Baud rate <br> 00: 1,200 bps; 01: 2,400 bps; 02: 4,800 bps; 03: 9,600 bps; 04: 19,200 bps |  |  |  |  |
|  | 08 to 15 |  |  |  |  |  |
| DM 6652 | 00 to 15 | Transmission delay ( 0000 to 9999 BCD sets a delay of 0 to $99,990 \mathrm{~ms}$.) (Any other setting specifies a delay of 0 ms , causes a non-fatal error, and turns ON AR 1302.) |  |  |  | 226 |
| DM 6653 | 00 to 07 | Node number (Host Link) $00 \text { to } 31 \text { (BCD) }$ <br> (Any other setting specifies a node number of 00, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |
|  | 08 to 11 | Start code selection for no-protocol communications <br> 0: Disables start code; 1: Enables start code in DM 6649 <br> (Any other setting disables the start code, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |
|  | 12 to 15 | End code selection for no-protocol communications <br> 0: Disables end code; 1: Enables end code in DM 6649; 2: Sets end code of CR, LF. <br> (Any other setting disables the end code, causes a non-fatal error, and turns ON AR 1302.) |  |  |  |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| DM 6654 | 00 to 07 | Start code (00 to FF) <br> (This setting is valid only when bits 8 to 11 of DM 6648 are set to 1.) | 226 |
|  | 08 to 15 | When bits 12 to 15 of DM 6648 set to 0 : <br> Sets the number of bytes to receive. (00: 256 bytes; 01 to FF: 1 to 255 bytes) <br> When bits 12 to 15 of DM 6648 set to 1 : <br> Sets the end code. (00 to FF) |  |
| Error Log Settings (DM 6655) |  |  |  |
| The following settings are effective after transfer to the PC. |  |  |  |
| DM 6655 | 00 to 03 | Style <br> 0: Shift after 7 records have been stored <br> 1: Store only first 7 records (no shifting) <br> 2 to F: Do not store records | 21 |
|  | 04 to 07 | Not used. |  |
|  | 08 to 11 | Cycle time monitor enable <br> 0 : Generate a non-fatal error for a cycle time that is too long. <br> 1: Do not generate a non-fatal error. |  |
|  | 12 to 15 | Low battery error enable <br> 0 : Generate a non-fatal error for low battery voltage. <br> 1: Do not generate a non-fatal error. <br> Low battery error detection is disabled (i.e., set to 1) by default in CPU Units that do not have a clock. If the PC Setup is cleared, the setting will changed to 0 and a low battery error will occur. <br> Bits 12 to 15 should always be set to 0 when the optional CPM2C-BAT01 is mounted. |  |

## 1-1-4 SRM1(-V2) PC Setup Settings

The PC Setup is broadly divided into three categories: 1) Settings related to basic PC operation and I/O processes, 2) Settings related to the cycle time, and 3) Settings related to communications. This section will explain the settings according to these classifications.
The following table shows the settings for SRM1(-V2) PCs in order. Refer to the page number in the last column for more details on that setting.

| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| Startup Processing (DM 6600 to DM 6614) |  |  |  |
| The following settings are effective after transfer to the PC only after the PC is restarted. |  |  |  |
| DM 6600 | 00 to 07 | Startup mode (effective when bits 08 to 15 are set to 02). 00: PROGRAM; 01: MONITOR 02: RUN | 16 |
|  | 08 to 15 | Startup mode designation <br> 00: Programming Console switch <br> 01: Continue operating mode last used before power was turned off <br> 02: Setting in 00 to 07 |  |
| DM 6601 | 00 to 07 | Not used. | 17 |
|  | 08 to 11 | IOM Hold Bit (SR 25212) Status <br> 0: Reset; 1: Maintain (See caution on page 17.) |  |
|  | 12 to 15 | Forced Status Hold Bit (SR 25211) Status 0: Reset; 1: Maintain |  |
| DM 6602 | 00 to 03 | Program memory write-protection <br> 0: Program memory unprotected <br> 1: Program memory write-protected (except DM 6602 itself) | 17 |
|  | 04 to 07 | Programming Console display language 0: English; 1: Japanese |  |
|  | 08 to 11 | Expansion Instructions <br> 0 : Default settings; 1: User settings |  |
|  | 12 to 15 | Not used. |  |
| DM 6603 | 00 to 03 | Maximum number of CompoBus/S devices <br> 0: Max. no. 32 <br> 1: Max. no. 16 |  |
|  | 04 to 07 | CompoBus/S communications mode setting (V2 only) <br> 0: High-speed communications <br> 1: Long-distance communications |  |
|  | 08 to 15 | Not used. |  |
| DM 6604 | 00 to 07 | 00: If data could not be saved for a power interruption (AR 1314 ON), a memory error will not be generated. <br> 01: If data could not be saved for a power interruption (AR 1314 ON), a memory error will be generated. |  |
|  | 08 to 15 | Not used. |  |
| DM 6605 to DM 6614 | 00 to 15 | Not used. |  |
| Cycle Time Settings (DM 6615 to DM 6619) <br> The following settings are effective after transfer to the PC the next time operation is started. |  |  |  |
| DM 6615 | 00 to 15 | Not used. |  |
| DM 6616 | 00 to 07 | Servicing time for RS-232C port (effective when bits 08 to 15 are set) 00 to 99 (BCD): Percentage for cycle time used to service peripheral. | 18 |
|  | 08 to 15 | RS-232C port servicing enable 00: $5 \%$ of the cycle time <br> 01: Use time in 00 to 07. |  |
| DM 6617 | 00 to 07 | Servicing time for peripheral port (effective when bits 08 to 15 are set to 01) 00 to 99 (BCD): Percentage of cycle time used to service peripheral. | 18 |
|  | 08 to 15 | Peripheral port servicing setting enable 00: $5 \%$ of the cycle time <br> 01: Use time in 00 to 07. |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| DM 6618 | 00 to 07 | Cycle monitor time (effective when bits 08 to 15 are set to 01, 02, or 03) 00 to 99 (BCD): Setting (see 08 to 15) | 18 |
|  | 08 to 15 | Cycle monitor enable (Setting in 00 to 07 x unit; 99 s max.) 00: 120 ms (setting in bits 00 to 07 disabled) <br> 01: Setting unit: 10 ms <br> 02: Setting unit: 100 ms <br> 03: Setting unit: 1 s |  |
| DM 6619 | 00 to 15 | Cycle time 0000: Variable (no minimum) 0001 to 9999 (BCD): Minimum time in ms | 19 |
| DM 6620 to DM 6644 | 00 to 15 | Not used. |  |
| RS-232C Port Settings |  |  |  |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, even parity, 2 stop bits, 9,600 bps) <br> 1: Settings in DM 6646 | 268 |
|  | 04 to 07 | CTS control settings 0 : Disable; 1: Set |  |
|  | 08 to 11 | When using a 1:1 data link: Sets the link area for 1:1 PC Link. <br> 0: LR 00 to LR 15 <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link; 5: 1:N NT Link <br> (Any other setting specifies Host Link mode, causes a non-fatal error, and turns ON AR 1302.) <br> The 1:N NT Link is supported by SRM1-C02-V2 only. |  |
| DM 6646 | 00 to 07 | $\begin{aligned} & \text { Baud rate } \\ & 00: 1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K} \end{aligned}$ |  |
|  | 08 to 15 | Frame format     <br>  Start Length Stop Parity <br> $00:$ 1 bit 7 bits 1 bit Even <br> $01:$ 1 bit 7 bits 1 bit Odd <br> $02:$ 1 bit 7 bits 1 bit None <br> $03:$ 1 bit 7 bits 2 bits Even <br> $04:$ 1 bit 7 bits 2 bits Odd <br> $05:$ 1 bit 7 bits 2 bits None <br> $06:$ 1 bit 8 bits 1 bit Even <br> $07:$ 1 bit 8 bits 1 bit Odd <br> $08:$ 1 bit 8 bits 1 bit None <br> $09:$ 1 bit 8 bits 2 bits Even <br> 10 1 bit 8 bits 2 bits Odd <br> 11: 1 bit 8 bits 2 bits None <br> Other: 1 bit 7 bits 2 bits Even <br> AR 1302 will turn ON to indicate a non-fatal system setting error if any value not be-     <br> tween 00 and 11 is set.     |  |
| DM 6647 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms , e.g., setting of 0001 equals 10 ms |  |
| DM 6648 | 00 to 07 | Node number (Host Link, effective when bits 12 to 15 of DM 6645 are set to 0 .) 00 to 31 (BCD) |  |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) 0 : Disable; 1: Set |  |
|  | 12 to 15 | End code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) <br> 0: Disable (number of bytes received) <br> 1: Set (specified end code) <br> 2: CR, LF |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :--- | :---: |
| DM 6649 | 00 to 07 | Start code (RS-232C) <br> 00 to FF (binary) | 268 |
|  | 08 to 15 | When bits 12 to 15 of DM 6648 are set to 0: <br> Number of bytes received <br> 00: Default setting (256 bytes) <br> 01 to FF: 1 to 255 bytes <br> When bits 12 to 15 of DM 6648 are set to 1: <br> End code (RS-232C) <br> 00 to FF (binary) |  |

Peripheral Port Settings
The following settings are effective after transfer to the PC.

| DM 6650 | 00 to 03 | Port settings <br> 00: Standard (1 start bit, 7-bit data, even parity, 2 stop bits, 9,600 bps) <br> 01: Settings in DM 6651 <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  | 26 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 04 to 07 | Not used. |  |  |  |  |
|  | 08 to 11 | Not used. |  |  |  |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |  |
| DM 6651 | 00 to 07 | Baud rate00: $1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K}$ |  |  |  |  |
|  | 08 to 15 | Frame format     <br> $00:$ Start 1 bit 7 bits Stop <br> 01: 1 bit 7 bits 1 bit Pverity <br> $02:$ 1 bit 7 bits 1 bit Odd <br> $03:$ 1 bit 7 bits 2 bits None <br> $04:$ 1 bit 7 bits 2 bits Oven <br> $05:$ 1 bit 7 bits 2 bits None <br> $06:$ 1 bit 8 bits 1 bit Even <br> $07:$ 1 bit 8 bits 1 bit Odd <br> $08:$ 1 bit 8 bits 1 bit None <br> $09:$ 1 bit 8 bits 2 bits Even <br> $10:$ 1 bit 8 bits 2 bits Odd <br> $11:$ 1 bit 8 bits 2 bits None <br> Other: 1 bit 7 bits 2 bits Even  <br> AR 1302 will turn ON to indicate a non-fatal system setting error if any value not be-     <br> tween 00 and 11 is set.     |  |  |  |  |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms . <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  | 268 |
| DM 6653 | 00 to 07 | Node number (Host Link) <br> 00 to 31 (BCD) <br> (Other settings will cause a non-fatal error and AR 1302 will turn ON.) |  |  |  |  |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM6650 are set to 1.) <br> 0 : Disable <br> 1: Set |  |  |  |  |
|  | 12 to 15 | ```End code enable (RS-232C, effective when bits 12 to 15 of DM6650 are set to 1.) 0: Disable (number of bytes received) 1: Set (specified end code) 2: CR, LF``` |  |  |  |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| DM 6654 | 00 to 07 | Start code (effective when bits 08 to 11 of DM6650 are set to 1.) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | 268 |
|  | 08 to 15 | End code <br> When bits 12 to 15 of DM6653 are set to 0 : 00: 256 bytes <br> 01 to FF: 1 to 255 bytes <br> When bits 12 to 15 of DM6653 are set to 1 : <br> Setting: 00 to FF (binary) |  |
| Error Log Settings (DM 6655) |  |  |  |
| DM 6655 | 00 to 03 | Style <br> 0: Shift after 7 records have been stored <br> 1: Store only first 7 records <br> Errors will not be stored if other values are set. | 21 |
|  | 04 to 07 | Not used. |  |
|  | 08 to 11 | Cycle time monitor enable <br> 0 : Detect long cycles as non-fatal errors <br> 1: Do not detect long cycles |  |
|  | 12 to 15 | Low battery error enable <br> 0 : Generate a non-fatal error for low battery voltage. <br> 1: Do not generate a non-fatal error. |  |

Note If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; even parity, 2 stop bits, 9,600 bps)
Transmission delay: No
Node number: 00

## 1-2 Basic PC Operation and I/O Processes

This section explains the PC Setup settings related to basic operation and I/O processes.

## 1-2-1 Startup Mode

The operation mode the PC will start in when power is turned on can be set as shown below.


Note When the "startup mode designation" is set to 00 and pin 2 of the CPM2C CPU Unit's DIP switch is ON, the CPM2C will enter RUN mode automatically, regardless of the Programming Console's mode switch setting.

## 1-2-2 Hold Bit Status

Make the settings shown below to determine whether, when the power supply is turned on, the Forced Status Hold Bit (SR 25211) and/or IOM Hold Bit (SR 25212) will retain the status that was in effect when the power was last turned off, or whether the previous status will be cleared.


The Forced Status Hold Bit (SR 25211) determines whether or not the forced set/reset status is retained when changing from PROGRAM mode to MONITOR mode.
The IOM Hold Bit (SR 25212) determines whether or not the status of IR bits and LR bits is retained when PC operation is started and stopped.

In PCs with capacitor backup, do not use the I/O Hold Bit Status and Forced Status Hold Bit Status Bits (DM 6601) when the power to the PC is going to be turned off longer than the memory backup time of the internal capacitor. If the memory backup time is exceeded, memory status will be unstable even if the I/O Hold Bit Status and Forced Status Hold Bit Status Bits are used. Unpredictable results may occur if operation is attempted with unstable memory status.

Note 1. The memory backup time of the internal capacitor varies with the ambient temperature, but is 20 days at $25^{\circ} \mathrm{C}$. Refer to hardware specifications for more details.
2. The memory backup time assumes that the internal capacitor is fully charged before power is turned off. Fulling charging the capacitor requires that power is supplied to the CPU Unit for at least 15 minutes.

## 1-2-3 Program Memory Write-protection

In CPM1, CPM1A, CPM2A, and CPM2C PCs, the program memory can be protected by setting bits 00 to 03 of DM 6602 to 1 . Bits 04 to 07 determine whether Programming Console messages are displayed in English or Japanese.


Note DM 6602 itself can still be changed after the program memory has been writeprotected by setting bits 04 to 07 of DM 6602 to 1 .

## 1-2-4 RS-232C Port Servicing Time (CPM2A/CPM2C/SRM1(-V2) Only)

The following settings are used to determine the percentage of the cycle time devoted to servicing the RS-232C port.


Example: If DM 6616 is set to 0110 , the RS-232C port will be serviced for $10 \%$ of the cycle time.
The servicing time will be 0.34 ms minimum.
The entire servicing time will not be used unless processing requests exist.

## 1-2-5 Peripheral Port Servicing Time

The following settings are used to determine the percentage of the cycle time devoted to servicing the peripheral port.


Example: If DM 6617 is set to 0115 , the peripheral port will be serviced for $15 \%$ of the cycle time.
The servicing time will be 0.34 ms minimum.
The entire servicing time will not be used unless processing requests exist.

## 1-2-6 Cycle Monitor Time



The cycle monitor time is used for checking for extremely long cycle times, as can happen when the program goes into an infinite loop. If the cycle time exceeds the cycle monitor setting, a fatal error (FALS 9F) will be generated.

Note 1. The units used for the maximum and current cycle times recorded in the AR area (AR 14 and AR 15) are determined by the setting for the cycle monitor time in DM 6618, as shown below.

| Bits 08 to 15 set to 01: | 0.1 ms |
| :--- | :--- |
| Bits 08 to 15 set to 02: | 1 ms |
| Bits 08 to 15 set to 03: | 10 ms |

2. If the cycle time is 1 s or longer, the cycle time read from Programming Devices will be 999.9 ms . The correct maximum and current cycle times will be recorded in the AR area.

## Example

If 0230 is set in DM 6618, an FALS 9F error will not occur until the cycle time exceeds 3 s . If the actual cycle time is 2.59 s , the current cycle time stored in the AR area will be 2590 (ms), but the cycle time read from a Programming Device will be 999.9 ms .
A "cycle time over" error (non-fatal) will be generated when the cycle time exceeds 100 ms unless detection of long cycle times is disable using the setting in DM 6655.

## 1-2-7 Minimum Cycle Time

Make the settings shown below to standardize the cycle time and to eliminate variations in I/O response time by setting a minimum cycle time.


If the actual cycle time is shorter than the minimum cycle time, execution will wait until the minimum time has expired. If the actual cycle time is longer than the minimum cycle time, then operation will proceed according to the actual cycle time. AR 2405 will turn ON if the minimum cycle time is exceeded.

## 1-2-8 Input Time Constants

Make the settings shown below to set the time from when the actual inputs from the DC Input Unit are turned ON or OFF until the corresponding input bits are updated (i.e., until their ON/OFF status is changed). Make these settings when you want to adjust the time until inputs stabilize.
Increasing the input time constant can reduce the effects from chattering and external noise.


The SRM1(-V2) does not have this setting.

## CPM1/CPM1A PCs

CPM2A/CPM2C PCs

Set the input time constants for CPM1/CPM1A inputs from a Programming Device.
Input Time Constants for IR 000


Default: 0000 ( 8 ms for each)

## Input Time Constants for IR 001 to IR 009

> DM 6621: IR 001 and IR 002 DM 6622: IR 003 and IR 004 DM 6623: IR 005 and IR 006 DM 6624: IR 007 and IR 008 DM 6625: IR 009

Time constant for IR 002, IR 004, IR 006, and IR 008 Time constant for IR 001, IR 003, IR 005, IR 007, and IR 009

Default: 0000 ( 8 ms for each)
The nine possible settings for the input time constant are shown below. (Set only the rightmost digit for each setting for IR 000.)
00: 8 ms
01: 1 ms
02: 2 ms
03: 4 ms
04: 8 ms
05: 16 ms
06: 32 ms
07: 64 ms
08: 128 ms

The CPM1/CPM1A's I/O response time is the input time constant ( 1 ms to 128 ms ; default is 8 ms ) + the cycle time.
Refer to 8-1 CPM1/CPM1A Cycle Time and I/O Response Time for more details.
Set the input time constants for CPM2A/CPM2C inputs from a Programming Device.

## Input Time Constants for IR 000



Default: 0000 ( 10 ms for each)

## Input Time Constants for IR 001 to IR 009

DM 6621: IR 001 and IR 002 DM 6622: IR 003 and IR 004 DM 6623: IR 005 and IR 006 DM 6624: IR 007 and IR 008 DM 6625: IR 009

Time constant for IR 002, IR 004, IR 006, and IR 008 Time constant for IR 001, IR 003, IR 005, IR 007, and IR 009
Default: 0000 ( 10 ms for each)

The nine possible settings for the input time constant are shown below. (Set only the rightmost digit for IR 000.)
00: 10 ms
01: 1 ms
02: 2 ms
03: 3 ms
04: 5 ms
05: 10 ms
06: 20 ms
07: 40 ms
08: 80 ms

## 1-2-9 Error Log Settings

## Error Detection and Error Log Operation (DM 6655)

Make the settings shown below to determine whether or not a non-fatal error is to be generated when the cycle time exceeds 100 ms or when the voltage of the built-in battery drops (CPM2A/CPM2C only), and to set the method for storing records in the error log when errors occur.


0 : Error records for the 7 most recent errors always stored (older errors deleted).
1: Only the first 7 error records stored (no errors stored beyond that point).
2 to F: Error records not stored.
Default: Low battery voltage and cycle time over errors detected, and error records stored for the 7 most recent errors.

Battery errors and cycle time overrun errors are non-fatal errors.
For details on the error log, refer to Section 9 Troubleshooting.
Note The low battery error is applicable to CPM2A/CPM2C only. This digit isn't used in CPM1/CPM1A/SRM1(-V2) PCs and CPM2C PCs that aren't equipped with a battery.

## 1-3 CPM2C Changes in SW2

The connection of a Programming Console to the peripheral connector is automatically detected for CPM2C CPU Units with lot numbers of 01900 (1 September 2000) or later. This has resulted in a change to the operation of SW2 on the front of the CPU Unit. Check the lot number to confirm the operation of SW2 for any of the following model numbers before attempting operations.

## CPU Units with Changed Specifications for SW2

| I/O | Units with Relay <br> Outputs and a <br> Terminal Block | Units with Transistor Outputs and a <br> Connector |  |
| :---: | :---: | :--- | :--- |
|  | Sinking outputs | Sourcing outputs |  |
| 10 I/O points | CPM2C-10CDR-D <br> CPM2C-10C1DR-D | CPM2C-10CDTC-D <br> CPM2C-10C1DTC-D | CPM2C-10CDT1C-D <br> CPM2C-10C1DT1C-D |
| 20 I/O points | --- | CPM2C-20CDTC-D <br> CPM2C-20C1DTC-D | CPM2C-20CDT1C-D <br> CPM2C-20C1DT1C-D |

Interpreting Lot Numbers


## Operation Previous CPU Units

The following instructions apply to CPU Units with lot numbers of 31800 (August 2000) or earlier.

The previous CPU Units do not detect a Programming Console connected to the peripheral port, and SW2 of the DIP switch was used to set either "Programming Console" or "Other device."


SW2 Setting

| Setting | Meaning |
| :--- | :--- |
| OFF | Programming Console connected to peripheral port. |
| ON | Device other than Programming Console connected to peripheral port. |

## SW1 Setting

| Setting | Meaning |
| :--- | :--- |
| OFF | Use PC Setup settings for RS-232C port (DM 6645 to DM 6649). |
| ON | Use default settings for RS-232C port. |

The relationship between the PC Setup settings, the setting of SW2, and the startup operating mode for previous CPU Units is shown in the following table.

| PC Setup |  |  | CPM2C Operating Mode |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Bits | Setting |  |  |  |
| DM6600 | 08 to 15 | 00 Hex | According to communications switch SW2 and peripheral port device. |  |  |
|  |  |  | Peripheral device $\quad$ SW2 setting |  |  |
|  |  |  |  | OFF | ON |
|  |  |  | Nothing connected | PROGRAM mode | RUN mode |
|  |  |  | Programming Console | According to Programming Console key switch. | PROGRAM mode (See note.) |
|  |  |  | Other | PROGRAM mode (See note.) | PROGRAM mode |
|  |  |  | Note: Communications will not be possible between the CPM2C and the peripheral device for these combinations. |  |  |
|  |  | 01 Hex | Mode used immediately before power interruption |  |  |
|  |  | 02 Hex | Mode specified in bits 00 to 07. |  |  |
|  | 00 to 07 | 00 Hex | PROGRAM mode |  |  |
|  |  | 01 Hex | MONITOR mode |  |  |
|  |  | 02 Hex | RUN mode |  |  |

Note 1. The default setting for DM 6600 , bits 06 to 15 is 00 Hex , i.e., according to the communications switch on the front panel. If SW2 is set for connecting a device other than a Programming Console to the peripheral connector, the CPU Unit will start in RUN mode as soon as power is turned ON. Be sure that adequate precautions are taken to ensure safety.
2. If SW2 is for connecting a device other than a Programming Console to the peripheral connector, the CPU Unit will start in RUN mode as soon as power is turned ON even it a device is connected to the RS-232C port. Be sure that adequate precautions are taken to ensure safety.

## Connections



# SECTION 2 Special Features 

This section explains special features of the CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2).

2-1 CPM2A/CPM2C Interrupt Functions ..... 26
2-1-1 Processing the Same Memory Locations with the Main Program and Interrupt Subroutines ..... 27
2-1-2 Interrupt Inputs ..... 30
2-1-3 Interval Timer Interrupts ..... 37
2-1-4 Precautions on Programming Interrupts ..... 42
2-2 CPM2A/CPM2C High-speed Counters ..... 45
2-2-1 Using High-speed Counters ..... 47
2-2-2 Input Interrupts In Counter Mode ..... 68
2-3 CPM1/CPM1A Interrupt Functions ..... 77
2-3-1 Types of Interrupts ..... 77
2-3-2 Input Interrupts ..... 79
2-3-3 Masking All Interrupts ..... 83
2-3-4 Interval Timer Interrupts ..... 84
2-3-5 High-speed Counter Interrupts ..... 86
2-3-6 Precautions on Programming Interrupts ..... 94
2-4 SRM1(-V2) Interrupt Functions ..... 94
2-4-1 Types of Interrupts ..... 94
2-4-2 Interval Timer Interrupts ..... 94
2-5 CPM2A/CPM2C Pulse Output Functions ..... 97
2-5-1 Using Single-phase Pulse Outputs Without Acceleration and Deceleration (Fixed Duty Ratio) ..... 101
2-5-2 Using Pulse Outputs With Variable Duty Ratio ..... 111
2-5-3 Using Pulse Outputs With Trapezoidal Acceleration and Deceleration ..... 117
2-6 CPM1A Pulse Output Functions ..... 131
2-6-1 Programming Example in Continuous Mode ..... 132
2-6-2 Programming Example in Independent Mode ..... 132
2-6-3 Using Pulse Output Instructions ..... 132
2-6-4 Changing the Frequency ..... 133
2-6-5 Stopping Pulse Output ..... 133
2-7 Synchronized Pulse Control (CPM2A/CPM2C Only) ..... 134
2-8 Data Computation Standards ..... 146
2-8-1 Pulse Outputs ..... 146
2-8-2 Synchronized Pulse Control ..... 146
2-9 Analog I/O Functions (CPM1/CPM1A/CPM2A/CPM2C Only) ..... 147
2-10 Temperature Sensor Input Functions (CPM1A/CPM2A/CPM2C Only) ..... 147
2-11 CompoBus/S I/O Slave Functions (CPM1A/CPM2A/CPM2C Only) ..... 147
2-12 CompoBus/S I/O Master Functions (SRM1(-V2) and CPM2C-S Only) ..... 148
2-13 Analog Controls (CPM1/CPM1A/CPM2A Only) ..... 150
2-14 Quick-response Inputs ..... 153
2-14-1 CPM1/CPM1A Quick-response Inputs ..... 153
2-14-2 CPM2A/CPM2C Quick-response Inputs ..... 154
2-15 Macro Function ..... 157
2-16 Calculating with Signed Binary Data ..... 158
2-16-1 Definition of Signed Binary Data ..... 159
2-16-2 Arithmetic Flags ..... 159
2-16-3 Inputting Signed Binary Data Using Decimal Values ..... 159
2-17 Differential Monitor ..... 159
2-18 Expansion Instructions (CPM2A/CPM2C/SRM1(-V2) Only) ..... 160
2-18-1 CPM2A/CPM2C/CPM2C-S Expansion Instructions ..... 161
2-18-2 SRM1(-V2) Expansion Instructions ..... 162
2-19 Using the CPM2A/CPM2C Clock Function ..... 163
2-19-1 Data Area Words ..... 163
2-19-2 Setting the Time ..... 163

## 2-1 CPM2A/CPM2C Interrupt Functions

Types of Interrupts

## Writing Interrupt Programs

The CPM2A and CPM2C (including the CPM2C-S) provide the following kinds of interrupt processing. Interrupts may be disabled temporarily when online editing is performed during operation or $\operatorname{STUP}(-)$ is executed to change settings.
Note *Input points 00005 and 00006 do not exist in CPM2C CPU Units with only 10 I/O points or in CPM2C-S CPU Units. In these CPU Units, interrupt subroutine numbers 000 and 001 are allocated to input points 00003 and 00004.

## Interrupt Inputs

Interrupt programs are executed when inputs to the CPU Unit's built-in input points ( 00003 to $00006^{*}$ ) are turned from OFF to ON. Interrupt subroutine numbers 000 to $003^{*}$ are allocated to input points 00003 to $00006^{*}$.

## Interval Timer Interrupts

Interval timer interrupt programs are executed with a precision of 0.1 ms . Interrupt subroutine numbers 000 to 049 are allocated by instructions.
Count-up Interrupts Using Interrupt Inputs (Counter Mode)
Input signals to the CPU Unit's built-in input points ( 00003 to $00006^{*}$ ) are counted at high speed ( 2 kHz ), and the normal program is stopped and an interrupt program is executed. Interrupt subroutine numbers 000 to $003^{*}$ are allocated to input points 00003 to 00006*.

## Count-check Interrupts Using the High-speed Counter

Pulse inputs to the CPU Unit's input points ( 00000 to 00002 ) are counted at high speed ( $20 \mathrm{kHz} / 5 \mathrm{kHz}$ ), and an interrupt program is executed when the present value matches the target value or falls within a given range. Interrupt subroutine numbers 000 to 049 are allocated by instructions.

Note Interrupts will be temporarily disabled if online editing is performed during operation or if the PC Setup is changed during operation (including changes made with STUP(一).

Interrupt programs are defined as interrupt subroutines within the user program. Just like ordinary subroutines, an interrupt subroutine is defined by $\operatorname{SBN}(92)$ and RET(93). It is written at the end of the normal program.


1,2,3... 1. A new interrupt can be defined in an interrupt subroutine, and an existing one can be cleared.
2. Within any given interrupt subroutine, it is not possible to write another subroutine for processing another interrupt. Do not nest another interrupt subroutine between the $\operatorname{SBN}(92)$ and $\operatorname{RET}(93)$ instructions.
3. It is not possible to write a subroutine program within an interrupt subroutine. Do not nest an ordinary subroutine program between the $\operatorname{SBN}(92)$ and RET(93) instructions.
4. It is not possible to write an interrupt subroutine within an ordinary subroutine program. Do not nest an interrupt subroutine between the SBN(92) and RET(93) instructions.
When an interrupt subroutine is defined, an SBS UNDEFD error will be generated during the program check but execution will be normal.

Although IORF(97) can be used in interrupt subroutines, you must be careful of the interval between $\operatorname{IORF}(97)$ executions. If IORF(97) is executed too frequently, a fatal system error may occur (FALS 9F), stopping operation. The interval between executions of IORF(97) should be at least $1.3 \mathrm{~ms}+$ total execution time of the interrupt subroutine.

The order of priority for interrupts is as follows:

## Order of Priority for Interrupts



If an interrupt with a higher priority is generated. during interrupt program execution, the interrupt that is currently being processed will be stopped and the new interrupt will be processed first. Then the original interrupt will be resumed after the higher-priority interrupt processing has been completed.
If interrupts of the same priority are generated simultaneously, they will be processed in the following order:
Interrupt input $0 \rightarrow$ Interrupt input $1 \rightarrow$ Interrupt input $2 \rightarrow$ Interrupt input 3 (including count-up mode)
Interval timer interrupt $\rightarrow$ High-speed counter interrupt

## 2-1-1 Processing the Same Memory Locations with the Main Program and Interrupt Subroutines

If a memory location is manipulated both by the main program and an interrupt subroutine, an interrupt mask must be set to disable interrupts.
When an interrupt occurs, execution of the main program will be interrupted immediately, even during execution of an instruction. The intermediate processing results is saved for use after completing the interrupt subroutine, i.e., when the interrupt subroutine has been executed, execution of the main program is started from the same position with data restored to the previous condition. If any of the memory locations being used by the main program are changed in the interrupt subroutine, the changes will be lost when data is restored to the previous state when restarting execution of the main program. It is thus necessary to disable interrupts before and enable interrupts after any instructions that should be executed to completion even if an interrupt occurs.

## Processing Interrupted between 1st and 3rd Operands

Main Program


Flow of Processing


When the interrupt occurs while processing ADD, the addition result, 1235, is saved temporarily in memory and not stored in DM 0000. Although \#0010 is moved to DM 0000 in the interrupt program, the addition result that was saved is written to DM 0000 as soon as processing returns to the main program, effectively undoing the results of the interrupt program.

## Countermeasure for Above Problem

Interrupting Writing Multiple Words of Data

Flow of Processing


Processing was interrupted for BSET when \#1234 was not yet written to DM 0010. Therefore, in the comparison at point *1, the contents of DM 0000 and DM 0001 are not equal and processing stops with $A$ in the OFF state. As a result, although the contents of DM 0000 and DM 0010 agree at the value 1234, an incorrect comparison result is reflected in comparison result output $A$.

## Countermeasure for Above Problem



## 2-1-2 Interrupt Inputs

By turning the CPU Unit's built-in input points from OFF to ON, the normal program can be stopped and the interrupt program executed. The interrupt inputs are allocated to four points (00003 to 00006, see note).


Note Input points 00005 and 00006 do not exist in CPM2C CPU Units with only 10 I/O points or in CPM2C-S CPU Units.

| Input number <br> (Note 1) | Interrupt <br> number | Subroutine <br> number <br> (Note 2) | Minimum <br> input signal <br> width | Interrupt <br> response time |
| :--- | :--- | :--- | :--- | :--- |
| 00003 | 0 | 000 | $50 \mu \mathrm{~s}$ | 0.3 ms (from <br> when input turns <br> ON until program <br> execution) |
| 00004 | 1 | 001 |  |  |
| 00005 <br> (See note 3.) | 2 | 002 |  |  |
| 00006 <br> (See note 3.) | 3 | 003 |  |  |

Note 1. Input numbers 00003 to 00006 can be used for any of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs. When not being used for any of these, they can be used as ordinary inputs.
2. Subroutine numbers 000 to 003 are the subroutine numbers for interrupt programs started up when interrupt inputs or count-up interrupts for interrupt inputs (counter mode) are generated. When not being used for this purpose, they can be used as ordinary inputs.
3. Input points 00005 and 00006 do not exist in CPM2C CPU Units with only 10 I/O points or in CPM2C-S CPU Units.

The following table shows the relationships between interrupt inputs and the CPM2A/CPM2C PC's other functions.

| Function | Interrupt inputs (counter mode) |
| :--- | :--- |
| Synchronized pulse control | Can be used simultaneously. |
| Interrupt inputs | See note 1. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | Can be used simultaneously. |
| Interrupt inputs (counter mode) | See note 1. |
| Pulse outputs | Can be used simultaneously. |
| Quick-response inputs | See note 1. |
| Input time constant | See note 2. |
| Clock | Can be used simultaneously. |

Note 1. The same input number (from 00003 to 00006) cannot be used for more than one of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs.
2. When inputs 00003 to 00006 are set for use as interrupt inputs (counter mode), the input time constants for the relevant inputs are disabled. The input time constants remain in effect, however, for the values for refreshing the relevant input relay area.

## Procedure for Using Interrupt Inputs




Note Input points 00005 and 00006 do not exist in CPM2C CPU Units with only 10 I/O points or in CPM2C-S CPU Units.

Setting the Interrupt Input Number

With interrupt inputs (interrupt input mode), the subroutine numbers executed for the input numbers are fixed.

| Input number | Interrupt number | Subroutine number |
| :--- | :--- | :--- |
| 00003 | 0 | 000 |
| 00004 | 1 | 001 |
| 00005 (See note.) | 2 | 002 |
| 00006 (See note.) | 3 | 003 |

The same input number (from 00003 to 00006) cannot be used for more than one of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs.

Wiring the Inputs
With a CPM2A, wire to the input terminals as shown in the following illustration.


With a CPM2C, wire to the input terminals as shown in the following illustration.


Note 1. Refer to the operation manual for your CPU Unit for information on wiring.
2. Input terminal and pin numbers depend on the model. Refer to the CPM2C Operation Manual (W356) for details.

The following table shows the settings in the PC Setup area related to interrupt input usage.

| Word | Bits | Function |  | Setting |
| :---: | :---: | :---: | :---: | :---: |
| DM 6628 | 00 to 03 | Interrupt setting for input 00003 | 0: Normal input <br> 1: Interrupt input (interrupt input mode or counter mode) <br> 2: Quick-response input | 1 |
|  | 04 to 07 | Interrupt setting for input 00004 |  |  |
|  | 08 to 11 | Interrupt setting for input 00005* |  |  |
|  | 12 to 15 | Interrupt setting for input 00006* |  |  |

Note *Input points 00005 and 00006 do not exist in CPM2C CPU Units with only 10 I/O points and in CPM2C-S CPU Units.

The settings will go into effect when the mode is changed (from PROGRAM to MONITOR/RUN) or when the power supply is turned ON to the CPM2A/ CPM2C.

## Ladder Diagram Programming

## Masking or Unmasking Interrupt Inputs

This function is used to mask or unmask input numbers 00003 to 00006 (interrupt inputs 0 to 3 ).


0: Clear mask (interrupt input permitted).
1: Set mask (interrupt input prohibited).
All interrupt inputs are prohibited at the beginning of operation (in either PROGRAM mode or in RUN/MONITOR mode). To use interrupt inputs, use INT(89) to permit them.

## Clearing Interrupt Inputs

This function is used to clear input numbers 00003 to 00006 (interrupt inputs 0 to 3). Since interrupt inputs are recorded, masked interrupts will be serviced after the mask is removed unless they are cleared first. Use INT(89) to clear the cause of the interrupt inputs so that they will not be executed when interrupt inputs are permitted (i.e., when the mask is removed).

| (@)INT(89) |  |
| :---: | :---: |
| 001 | Interrupt control designation (001: Clear interrupt inputs) Fixed at 000. <br> Control data word |
| 000 |  |
| $\mathrm{C}_{2}$ |  |



0: Retain cause of interrupt input.
1: Clear cause of interrupt input.
While interrupt inputs are masked, one cause is recorded for each interrupt input.

## Reading Current Mask Status

This function is used to read the current mask status for input numbers 00003 to 00006 (interrupt inputs 0 to 3).



0 : Mask is cleared (interrupt inputs permitted).
1: Mask is set (interrupt inputs prohibited).

## Masking or Unmasking All Interrupts

This function is used to mask or unmask all interrupt processing, including interrupt inputs (interrupt input mode and counter mode), interval timer interrupts, and high-speed counters. Masked inputs are recorded, but ignored.

## Masking All Interrupts



## Unmasking All Interrupts



The masking or unmasking all interrupts cannot be executed within an interrupt subroutine.
If causes for interrupts occur while all interrupts are masked, the causes will be recorded for each interrupt but the interrupt processing will not be executed. When "unmask all interrupts" is executed, the processing will then be carried out according to the interrupt mask status at that point in time.
Interrupt masks cannot be cleared simply by executing "unmask all interrupts." Executing "unmask all interrupts" merely restores the status that was in effect prior to the execution of "mask all interrupts."

Note $\operatorname{INT}(89)$ must be executed in order, with "mask all interrupts" followed by "unmask all interrupts."

## Operation Example

Explanation
In this example, an interrupt subroutine is executed by turning input 00003 from OFF to ON. The interrupt subroutine adds 1 to DM 0000.

## Wiring

The following diagram shows input wiring in the CPM2A.


The following diagram shows input wiring in the CPM2C.


PC Setup


Input 00003 is used as an interrupt input.
(Inputs 00004 to 00006 are used as ordinary inputs.)

## Programming



## 2-1-3 Interval Timer Interrupts

One interval timer (precision: 0.1 ms ) is supported and it can be set from 0.5 ms to $319,968 \mathrm{~ms}$. There are two interrupt modes: the one-shot mode, in which a single interrupt is executed when the time is up, and the scheduled-interrupt mode, in which interrupts are executed at regular intervals.


|  | One-shot mode | Scheduled-interrupt mode |
| :--- | :--- | :--- |
| Operation | Interrupt is executed once <br> when time has elapsed. | Interrupts are executed at <br> regular intervals. |
| Set time | 0.5 to $316,968 \mathrm{~ms}$ (Unit: 0.1 ms ) |  |
| Interrupt <br> response time | 0.3 ms (from when time has elapsed until execution of interrupt <br> program) |  |

The following table shows the relationships between interval timer interrupts and the CPM2A/CPM2C's other functions.

|  | Interval timer interrupts |
| :--- | :--- |
| Synchronized pulse control | Can be used simultaneously. |
| Interrupt inputs | Can be used simultaneously. |
| Interval timer interrupts | --- |
| High-speed counters | Can be used simultaneously. |
| Interrupt inputs (counter mode) | Can be used simultaneously. |
| Pulse outputs | Can be used simultaneously. |
| Quick-response inputs | Can be used simultaneously. |
| Input time constant | Can be used simultaneously. |
| Clock | Can be used simultaneously. |

## Procedure for Using Interval Timer Interrupts



## Selecting the Mode

Select either the one-shot mode or the scheduled-interrupt mode.

## One-shot Mode

$\square$

## Scheduled-interrupt Mode



In the scheduled-interrupt mode, the timer is reset each time the interrupt program is called when the set time elapses, and then the interval timer operates again.
Be careful with regard to the interrupt program's execution time and the interval timer's set time. If the interrupt program's execution time exceeds the interval timer's set time, scheduled interrupts cannot be executed properly.

## Ladder Diagram Programming

The following table shows the instruction operations related to interrupt input control.

| Instruction | Control | Operation |
| :---: | :--- | :--- |
| (@)STIM(69) | Start one-shot timer | Starts interval timer in one-shot mode. |
|  | Start scheduled-interrupt <br> timer | Starts interval timer in <br> scheduled-interrupt mode. |
|  | Read timer PV | Reads the timer PV. |
|  | Stop timer | Stops timer operations. |
| (@)INT(89) | Mask all interrupts | Prohibits all interrupts, including interrupt <br> inputs, interval timer interrupts, <br> high-speed counters, etc. |
|  | Unmask all interrupts | Permits all interrupts, including interrupt <br> inputs, interval timer interrupts, <br> high-speed counters, etc. |
|  |  |  |

## Starting Timers

This function sets the mode (one-shot or scheduled-interrupt) and the timer's SV, and starts the interval timer.

## One-shot Mode



Control designation (000: Start one-shot timer)
$\mathrm{C}_{2}$ First word of timer SV
$\mathrm{C}_{3}$ Subroutine number (4 digits BCD: 0000 to 0049)

## Scheduled-interrupt Mode

| (@)STIM(69) |  |
| :---: | :---: |
| 003 | Control designation (003: Start scheduled-interrupt timer) First word of timer SV |
| $\mathrm{C}_{2}$ |  |
| $\mathrm{C}_{3}$ | Subroutine number (4 digits BCD): 0000 to 0049 |


| $\mathrm{C}_{2}$ | Decrementing counter initial value (4 digits Hex): 0000 to 9999 |
| :---: | :---: |
| $\mathrm{C}_{2}+1$ | Decrementing time interval ( 4 digits BCD ; unit: 0.1 ms ): 0005 to 0320 ( 0.5 to 32 ms ) |

The interval from when $\operatorname{STIM}(69)$ is executed until the set time elapses is calculated as follows:
(Content of word $\left.\mathrm{C}_{2}\right) \times\left(\right.$ Content of words $\left.\mathrm{C}_{2}+1\right) \times 0.1 \mathrm{~ms}$ ( 0.5 to $319,968 \mathrm{~ms}$ )
When a constant is set for C 2 , that value will be taken as the decrementing counter initial value, and the decrementing time interval will become 10 ( 1 ms ). (The SV is specified just as it is, in units of ms .)

## Reading Timer PVs

This function reads interval timer PVs.


## Stopping Timers

This function stops the interval timer.


## Masking or Unmasking All Interrupts

For details on masking/unmasking all interrupts, refer to 2-1-2 Interrupt Inputs and 7-29 Interrupt Control Instructions.

## Operation Example

## One-shot Mode

## Explanation

In this example, the timer is started when the execution condition (00005) turns from OFF to ON. When the time (approx. 1 s ) has elapsed, the interrupt subroutine is executed one time. When the interrupt subroutine is executed, 1 is added to DM 0000 .
Elapsed time: $100 \times 100 \times 0.1=1,000 \mathrm{~ms}$

## Programming

ON for 1 cycle at beginning
of operation


## Scheduled-interrupt Mode

## Explanation

In this example, the timer is started when the execution condition (00005) turns from OFF to ON. Then the interrupt subroutine is executed each time that the set time (approx. 1 s ) elapses. Each time the interrupt subroutine is executed, 1 is added to DM 0000.
Elapsed time: $100 \times 100 \times 0.1=1,000 \mathrm{~ms}$

## Programming

ON for 1 cycle at beginning of operation


## 2-1-4 Precautions on Programming Interrupts

If words in memory are being manipulated both in the main program and in an interrupt program, the interrupts must be masked when the words are being manipulated in the main program.
When an interrupt occurs, any instruction being executed in the main program will be interrupted and processing data will be temporarily stored while the interrupt program is being executed. When execution of the interrupt program has been completed, the original execution status of the main program will be restored and execution will be continued. Thus, if the manipulation of words in the main program is interrupted and the same words are altered in the interrupt program, the words altered in the interrupt program will simply be restored to the status that was in the process of being written in the main program, effectively canceling the result of the interrupt program. If there are instructions that should not be interrupted during processing in the main program, disable interrupts before and after executing them.
The are two cases in which the above problem can occur: When manipulating the contents of one word and when manipulating the contents of multiple words.

A problem can occur in the situation shown below because processing of the ADD instruction could be interrupted between the 1st and 3rd operands and the MOV instruction then executed in the interrupt program.


Flow of Processing
The processing that would occur when the ADD instruction above is interrupted is illustrated below.


Processing is interrupted before the result of the add operation can be written to DM 0000 and the result is buffered. The interrupt program writes \#0010 to DM 0000, but this is immediately overwritten by the result of the add (1235) as soon as execution of the interrupt program has been completed. In other words, the result of the interrupt program have been consequently nullified.

## Solution

The INT instruction can be used to enable and disable interrupts before and after the add operation as shown below.


## Manipulating Multiple Words

A problem can occur in the situation shown below because processing of the BSET instruction could be interrupted before all of the data for BSET has been written and the CMP instruction then executed in the interrupt program.


Flow of Processing
The processing that would occur when the BSET instruction above is interrupted is illustrated below.


Processing is interrupted before \#1234 can be written to DM 0010. Bit A in the interrupt program is thus turned OFF and will remain OFF when execution of the main program is resumed even though the contents of DM 0000 and DM 0010 will be the same as soon as the main program is resumed, i.e., the result of the comparison is not correct

## Solution

The INT instruction can be used to enable and disable interrupts before and after the BSET instruction as shown below.

| Main program |  |  |
| :---: | :---: | :---: |
| - | INT (89) | Interrupts disabled. |
|  | 100 |  |
|  | 000 |  |
|  | 000 |  |
|  | BEST (71) |  |
|  | \#1234 |  |
|  | DM0000 |  |
|  | DM0010 |  |
|  | INT (89) | Interrupts enabled. |
|  | 200 |  |
|  | 000 |  |
|  | 000 |  |

## 2-2 CPM2A/CPM2C High-speed Counters

CPM2A CPU Units and most CPM2C CPU Units have five points for high-speed counters: One point for a high-speed counter with a maximum response frequency of 20 kHz , and four points for interrupt inputs (counter mode).
CPM2C CPU Units with 10 I/O points have four points for high-speed counters: One point for a high-speed counter with a maximum response frequency of 20 kHz , and three points for interrupt inputs (counter mode).


## Types of High-speed Counters

The CPM2A/CPM2C provides both a built-in high-speed counter and built-in interrupt inputs.

## High-speed Counter

The built-in high-speed counter is a counter based on inputs to the CPU Unit's built-in points 00000 to 00002 . The high-speed counter itself has one point, and it can provide either an incrementing/decrementing or just an incrementing count depending on the mode setting.

| Input No. (See note.) | Response frequency | Input mode (count value) | Control method |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 00000 \\ & 00001 \\ & 00002 \end{aligned}$ | 5 kHz | Differential phase input mode (-8388608 to 8388607) | Target value comparison interrupts |
|  | 20 kHz | Pulse + direction input mode(-8388608 to 8388607) | Range comparison interrupts |
|  |  | Up/down pulse input mode (-8388608 to 8388607) |  |
|  |  | Increment mode (0 to 16777215) |  |

Note Input points not used for counter inputs can be used as ordinary inputs.

## Interrupt Inputs (Counter Mode)

Interrupt inputs (counter mode) are counters based on inputs to the CPU Unit's built-in points 00003 to 00006 ( 00003 to 00004 in CPM2C CPU Units with 10 I/O points and in CPM2C-S CPU Units). These counters have four points, and they can provide either an incrementing or decrementing count depending on the mode setting. Since this function utilizes interrupt inputs for counting, it is not possible to use the same inputs for other interrupt inputs.

| Input No. <br> (See note.) | Response <br> frequency | Input mode (count value) | Control method |
| :--- | :--- | :--- | :--- |
| 00003 | 2 kHz | Incrementing counter <br> (0000 to FFFF) <br> Decrementing counter <br> (0000 to FFFF) | Count-up interrupts |
| 00004 |  |  |  |
| 00005 |  |  |  |
| 00006 |  |  |  |

Note 1. Input points not used for counter inputs can be used as ordinary inputs.
2. Input points 00005 and 00006 do not exist in CPM2C CPU Units with 10 I/O points and CPM2C-S CPU Units.

## High-speed Counter Interrupts

## Interrupts by High-speed Counter (Count-check Interrupts)

## Target Value Comparison Interrupts

The current count is compared to each target value in the order that they are registered in the table. When the count is the same as the current target value, an interrupt subroutine is executed. Up to 16 target values and interrupt subroutines can be registered in the table in either the incrementing or decrementing direction.


Interrupt processing can be executed when the current count matches a target value in either the incrementing or decrementing direction.

## Range Comparison Interrupts

A range comparison table contains up to eight ranges which are each defined by a lower limit and an upper limit, as well as their corresponding subroutine numbers. The corresponding subroutine is called and executed when the current count (the counter PV) falls within a given range.


Interrupt processing can be executed when a range comparison condition is satisfied. Furthermore, when the counter PV is within a range between an upper limit and a lower limit, the corresponding bits (from 0 to 7 ) in AR 11 will turn ON.

## Count-up Interrupts by Interrupt Inputs (Counter Mode)

An interrupt subroutine is executed each time the condition is satisfied that the counter PV equals the counter SV (in incrementing mode) or 0 (in decrementing mode).

## 2-2-1 Using High-speed Counters

The CPM2A/CPM2C's CPU Unit has one built-in channel for a high-speed counter that can count inputs at a maximum of 20 kHz . Using this in conjunction with the interrupt function enables target value comparison control or range comparison control to be executed without deviating from the cycle time.


| Item |  | Input mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Differential phase | Pulse + direction | Up/down input | Increment |
| Input number | 00000 | Phase-A inputs | Pulse inputs | CW inputs | Pulse inputs |
|  | 00001 | Phase-B inputs | Direction inputs | CCW inputs | See note 1. |
|  | 00002 | Phase-Z inputs (Reset inputs) (See note 1.) |  |  |  |
| Input method |  | Differential phase inputs (4X) | Phase inputs | Phase inputs | Phase inputs |
| Response frequency |  | 5 kHz | 20 kHz | 20 kHz | 20 kHz |
| Count value |  | -8388608 to 8388607 |  |  | 0 to 16777215 |
| Counter PV storage destination (See note 2.) |  | Words SR 248 (rightmost digit) and SR 249 (leftmost digit) |  |  |  |
| Interrupts | Target value comparison | Up to 16 target values and interrupt subroutine numbers can be registered in either the incrementing or decrementing direction. |  |  |  |
|  | Range comparison | Up to eight ranges (with upper and lower limits) and subroutine numbers can be registered. |  |  |  |
| Counter reset method |  | Phase-Z signal + software reset: Counter is reset when IR 00002 turns ON while SR 25200 is ON. <br> Software reset: Counter is reset when SR 25200 turns ON. |  |  |  |

Note 1. Input points not used for counter inputs can be used as ordinary inputs.
2. When not used for the counter PV storage destination, these words can be used as ordinary IR words.
3. SR 25200 is read once each cycle. Up to one cycle may be required for a reset to occur on the leading edge of phase $Z$.

The following table shows the relationships between the high-speed counter and the CPM2A/CPM2C's other functions.

| Function | Interval timer interrupts |
| :--- | :--- |
| Synchronized pulse control | Cannot be used simultaneously. |
| Interrupt inputs | Can be used simultaneously. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | --- |
| Interrupt inputs (counter mode) | Can be used simultaneously. |
| Pulse outputs | Can be used simultaneously. |
| Quick-response inputs | Can be used simultaneously. |
| Input time constant | See note. |
| Clock | Can be used simultaneously. |

Note When inputs 00000 to 00002 are set for use as a high-speed counter, the input time constants for the relevant inputs are disabled. The input time constants remain in effect, however, for the values for refreshing the relevant input relay area.

## Operation Example



Input mode: Differential phase input, pulse + direction input, up/down input, or increment
Reset method: Phase-Z + software reset, or software reset

No interrupts (Read high-speed counter PV, or read range comparison results)
Target value comparison interrupts
Range comparison interrupts

Input numbers: 00000, 00001, 00002

High-speed counter setting
Input mode: Differential phase input, pulse + direction input, up/down input, or increment
Reset method: Phase-Z + software reset, or software reset

CTBL(63): Register comparison table, start comparison INI(61): Change PV, start comparison

PRV(62): Read high-speed counter PV, read high-speed counter comparison status, read range comparison results

SBN(92) and RET(93): Create interrupt subroutine program (when count-check interrupts are used)


## Selecting the Input Mode and Reset Method

## Input Mode

Select the input mode for the high-speed counter according to the signal type.
Differential Phase Input Mode
In the differential phase input mode, the count is incremented or decremented according to two differential phase signals with a multiplication of 4 (phase A and phase B).

Maximum frequency: 5 kHz


## Pulse + Direction Input Mode

In the pulse + direction input mode, pulse signals and direction signals are input, and the count is incremented or decremented according to the direction signal status.

Maximum frequency: 20 kHz


## Up/Down Pulse Input Mode

In the up/down pulse input mode, CW signals (up pulses) and CCW signals (down pulses) are input, and the count is incremented or decremented accordingly.
Maximum frequency: 20 kHz


Increment Mode
In the increment mode, pulse signals are input and the count is incremented with each pulse. IR 00001 can be used as an ordinary input.
Maximum frequency: 20 kHz


When the differential phase input mode is used, the inputs must be 4X differential phase inputs. When an encoder is connected in this mode, the number of counts per revolution will be four times the encoder resolution. When selecting an encoder take into account the relationship with the number of counts that are possible.

## Count Values

The range of numbers counted by the high-speed counter are in linear mode only. If the count is outside of the permissible range, an overflow or underflow will result. The PV will become 0FFFFFFFF if an overflow occurs, or FFFFFFFF if an underflow occurs, and the comparison will be stopped.


To restart the count following an overflow or underflow, reset the PV. (The PV is automatically reset whenever operation is started or stopped.)

## Reset Method

Either of the following two methods can be selected for resetting the counter PV to 0 .
Phase-Z Signal (Reset Input) + Software Reset
The PV is reset when a phase-Z signal (i.e., a reset input) turns ON while the High-speed Counter Reset Flag (25200) is ON.


## Software Reset

The PV is reset when the High-speed Counter Reset Flag (25200) turns ON.


The High-speed Counter Reset Flag (25200) is refreshed with every scan, so it must remain ON for at least one cycle time to be certain it is read.
Even when the PV is reset, the comparison table registration status, the comparison execution status, and the range comparison results are all retained just as they were before the PV reset. (If a comparison was underway prior to the PV reset, that comparison will be continued with no change following the reset.)
Following the reset, the High-speed Counter Reset Flag (25200) must be turned OFF in order to be able to execute the next reset. To be certain that it is turned OFF, it must be remain OFF for at least one cycle time.

## Selecting the Interrupts to be Used

## High-speed Counter Interrupts

High-speed counter interrupts use a comparison table and perform a count check by either of the methods described below (i.e., target value comparison or range comparison). If the conditions are satisfied, then an interrupt is generated.

For details regarding interrupt priorities, refer to Order of Priority for Interrupts under 2-1 Interrupts.
If an interrupt is generated during execution of one of the high-speed counter control instructions, i.e., CTBL(63), INI(61), or PRV(62), these instructions will not be executed within the interrupt program.

## Target Value Comparison Interrupts

Up to 16 combinations of comparison conditions (target value and count direction) and interrupt subroutine numbers can be registered in the comparison table. The specified subroutine is executed when the counter PV matches a target value in the comparison table.


The relationship between the target value comparison count check and the comparison table is different for the CPM1/CPM1A. Refer to the individual manuals for details.
It is not possible to specify more than one comparison direction condition for the same target value in the comparison table.
Either target value comparison or range comparison can be used for high-speed counter interrupts.

## Range Comparison Interrupts

Up to eight combinations of comparison conditions (upper limit and lower limit) and interrupt subroutine numbers can be registered in the comparison table. The specified subroutine is executed once when the counter PV is greater than or equal to the lower limit and less than or equal to the upper limit in the comparison table.


If two or more comparison conditions are satisfied simultaneously (in the same cycle), the interrupt for the condition closest to the beginning of the comparison table will be executed.
Either target value comparison or range comparison can be used for high-speed counter interrupts.
If an interrupt is generated during execution of one of the high-speed counter control instructions, i.e., CTBL(63), INI(61), or PRV(62), these instructions will not be executed within the interrupt program.
If an interrupt is generated while an instruction controlling the high-speed counter is being executed in the normal program area, the CTBL(63), $\operatorname{INI}(61)$, and PRV(62), instructions will not be executed within the interrupt program. This situation can be avoided by means of the following programming.

## Method 1

Prohibit interrupts in the normal program area while executing the instruction.


## Method 2

In the normal program area, re-execute the instruction that could not be executed.

Interrupt processing subroutines are defined by SBN(92) and RET(93), just like ordinary subroutines.
An SBS UNDEFD error will be generated during the program check while an interrupt processing subroutine is being defined, but execution will be normal.

## Wiring Inputs

Wire the inputs as shown in the following illustrations, according to the input mode and the reset method.

## CPM2A Inputs

Differential Phase Input Mode


Pulse + Direction Input Mode



Increment Mode


## CPM2C Inputs

Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.

Differential Phase Input Mode


Up/Down Pulse Input Mode

Input terminals

| 7 |
| :--- |
| 6 |
| 5 |
| 4 |
| 3 |
| 2 |
| 1 | 00002: Reset input

00001: CCW inpu
00000: CW input

| Input connector | B |
| :---: | :---: |
| (See above note.) | 12 |
|  | 11 |
|  | 10 |
|  | 9 |
|  | 8 |
| ut | 7 |
| ut | 6 |
|  | 5 |
|  | 4 |
|  | 3 |
|  | 2 |
|  | 1 |


| 12 |
| :--- |
| 11 |
| 10 |
| 9 |
| 8 |
| 7 |
| 6 |
| 5 |
| 4 |
| 3 |
| 2 |
| 1 |

Pulse + Direction Input Mode


Increment Mode

| 7 |
| :--- |
| 6 |
| 5 |
| 4 |
| 4 |
| 3 |
| 2 |
| 1 |


| Input connector | B | A |
| :---: | :---: | :---: |
| (See above note.) | 12 | 12 |
|  | 11 | 11 |
|  | 10 | 10 |
|  | 9 | 9 |
|  | 8 | 8 |
|  | 7 | 7 |
|  | 6 | 6 |
|  | 5 | 5 |
|  | 4 | 4 |
|  | 3 | 3 |
|  | 2 | 2 |
|  | 1 | 1 |

When phase-Z and reset inputs are not used, 00002 can be used as an ordinary input.

## PC Setup

Set the PC Setup areas related to the high-speed counter as follows:


| Word | Bits | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6642 | 00 to 03 | High-speed counter input mode setting  <br> 0: Differential phase input 5 kHz <br> 1: Pulse + direction input 20 kHz <br> 2: Up/down input 20 kHz <br> 4: Increment 20 kHz | 0, 1, 2, or 4 |
|  | 04 to 07 | High-speed counter reset method setting <br> 0: Phase-Z signal + software reset <br> 1: Software reset | 0 or 1 |
|  | 08 to 15 | High-speed counter usage setting <br> 00: Do not use. <br> 01: Use as high-speed counter <br> 02: Use as pulse synchronization control ( 10 Hz to 500 Hz ) <br> 03: Use as pulse synchronization control ( 20 Hz to 1 kHz ) <br> 04: Use as pulse synchronization control ( 300 Hz to 20 kHz ) | 01 |

The new settings for the System Setup go into effect when operation begins (when PROGRAM mode is changed to MONITOR or RUN mode), or when the CPM2A/CPM2C's power is turned ON.

Ladder Diagram Programming

The following table shows the instructions related to high-speed counter control.

| Instruction | Control | Operation |
| :---: | :---: | :---: |
| (@)CTBL(63) | Register target value comparison table | Registers target value comparison table. |
|  | Register range comparison table | Registers range comparison table. |
|  | Register target value comparison table and start comparison | Registers target value comparison table and starts comparison. |
|  | Register range comparison table and start comparison | Registers range comparison table and starts comparison. |
| (@)INI(61) | Start comparison | Starts comparison with registered comparison table. |
|  | Stop comparison | Stops comparison. |
|  | Change PV | Changes the high-speed counter PV. |
| (@)PRV(62) | Read PV | Reads the high-speed counter PV. |
|  | Read status | Reads the high-speed counter status. |
|  | Read range comparison result | Reads range comparison result. |
| (@)INT(89) | Mask all interrupts | Prohibits all interrupts, including interrupt inputs, interval timer interrupts, high-speed counters, etc. |
|  | Unmask all interrupts | Permits all interrupts, including interrupt inputs, interval timer interrupts, high-speed counters, etc. |

The following table shows the data areas related to high-speed counter control.

| Word | Bits | Name | Contents |
| :--- | :--- | :--- | :--- |
| 248 | 00 to 15 | High-speed counter PV | Reads high-speed counter <br> PV. |
| 249 | 00 to 15 | High-speed counter reset | When this bit turns ON, a <br> software reset is triggered <br> for the high-speed counter. |
| 252 | 00 | 00 to 07 | High-speed counter range <br> comparison results |
| AR11 $08:$ Condition satisfied <br> OFF: Condition not satisfied  |  |  |  |
|  | 08 | High-speed counter <br> comparison | ON: Comparison in progress <br> OFF: Comparison stopped |
|  | 09 | High-speed counter PV <br> overflow/underflow | ON: Overflow/underflow <br> OFF: Normal |

## Register Target Value Comparison Table

## Register Target Value Comparison Table and Start Comparison

These functions register a comparison table to the CPM2A/CPM2C for the purpose of count checking in target value comparison. It is also possible to start the comparison along with the registration.

## Register Target Value Comparison Table

| (@)CTBL(63) |  |
| :---: | :---: |
| 000 | Port specifier (000: High-speed counter) <br> Mode designation (002: Register target value comparison table only) Beginning word of comparison table |
| 002 |  |
| S |  |

## Register Target Value Comparison Table and Start Comparison



Port specifier (000: High-speed counter)
Mode designation (000: Register target value comparison table and start comparison)
Beginning word of comparison table
Target Value Comparison Table

| $\begin{aligned} & S \\ & S+1 \end{aligned}$ | Number of compariso | Number of comparisons 0001 to 0016 BCD |  |
| :---: | :---: | :---: | :---: |
|  | Target value 1 (rightmost) |  |  |
|  | - - - - - | Comparison 1 setting | Target value (rightmost, leftmost) |
| S+2 | Target value 1 ( (eftmost) |  | Register the counter value to be compared. |
| S+3 | Subroutine number |  | The leftmost digit shows the sign (+/-). |
| S+4 | Target value 2 (rightmost) | Comparison 2 setting | Differential phase input mode |
| S+5 | Target value 2 (1ettmost) |  | Up/down pulse input mode |
| $\mathrm{S}+6$ | Subroutine number |  | When incrementing: F8388607 to 08388607 When decrementing: F8388608 to 08388606 |
|  |  |  | Increment mode 00000001 to 16777215 |
|  | 1 I |  | The range that can be specified depends on the mode |
|  | I |  | when target comparison interrupts are specified. |
|  |  |  | Subroutine number |
|  |  |  | Register the direction of comparison and the subroutine number to be executed when there is a match. |
|  |  |  | The leftmost digit shows the direction (increment/decrement). Increment direction: 0000 to 0049 |
|  |  |  | Decrement direction: F000 to F049 |

It is not possible to specify more than one comparison direction condition for the same target value in the comparison table.
Once a comparison table has been registered, it will be saved in the CPM2A/ CPM2C as long as no other comparison table is registered and the mode is not changed to PROGRAM mode (and as long as the power is not turned OFF).

## Register Range Comparison Table

## Register Range Comparison Table and Start Comparison

These functions register a comparison table to the CPM2A/CPM2C for the purpose of count checking in range comparison. It is also possible to start the comparison along with the registration.

## Register Range Comparison Table



## Register Range Comparison Table and Start Comparison

| (@)CTBL(63) | Port specifier (000: High-speed counter) <br> Mode designation (001: Register range comparison table and start comparison) <br> Beginning word of comparison table |
| :---: | :---: |
| 000 |  |
| 001 |  |
| S |  |

Range Comparison Table


If two or more comparison conditions are satisfied simultaneously (in the same cycle), the interrupt for the condition closest to the beginning of the comparison table will be executed.
Once a comparison table has been registered, it will be saved in the CPM2A/ CPM2C as long as no other comparison table is registered and the mode is not changed to PROGRAM mode (and as long as the power is not turned OFF).

## Start/Stop Comparison

The comparison can be started or stopped according to the table that has already been registered to the CPM2A/CPM2C by CTBL(63).

## Start Comparison



## Stop Comparison



## Change PV

This function changes the high-speed counter PV.


No interrupt will occur during a target value comparison even if the target value registered in the comparison table is changed by $\mathrm{INI}(61)$.
Read PV
This function reads the high-speed counter PV.

## Using an Instruction



## Using Data Areas

The high-speed counter PV is stored in words 248 and 249 as shown below.

| SR 248 | PV (Rightmost word) |
| :---: | :---: |
| SR 249 | PV (Leftmost word) |

Words 248 and 249 are refreshed with every scan, so there may be a discrepancy from the exact PV at any given time.
When the high-speed counter is not used, words 248 and 249 can be used as work words.
When the PV is read by executing PRV(62), words 248 and 249 are refreshed with the same timing.

## Read Status

This function reads the high-speed counter status, such as whether a comparison operation is in progress or whether an overflow or underflow has occurred.

## Using an Instruction

| (@)PRV(62) | Port specifier (000: High-speed counter) Control designation (001: Read status) Word for storing status |
| :---: | :---: |
| 000 |  |
| 001 |  |
| D |  |



## Using Data Areas

The status is stored in AR 1108 and AR 1109 as shown below.


AR 1108 and AR 1109 are refreshed with every scan, so there may be a discrepancy from the exact status at any given time.
When the status is read by executing PRV(62), AR 1108 and AR 1109 are refreshed with the same timing.

## Read Range Comparison Result

This function reads the result of a range comparison showing whether or not the PV is within a range.

## Using an Instruction

| (@)PRV(62) |  |
| :---: | :---: |
| 000 | Port specifier (000: High-speed counter) <br> Control designation (002: Read range comparison result) <br> Beginning word for storing range comparison result |
| 002 |  |
| D |  |



## Using Data Areas

The range comparison result is stored in AR 1100 through AR 1107, as shown below.


AR 1100 through AR 1107 are refreshed with every scan, so there may be a discrepancy from the exact PV range comparison result at any given time.
When the range comparison result is read by executing PRV(62), AR 1100 through AR 1107 are refreshed with the same timing.

## Mask/Unmask All Interrupts

For details regarding masking and unmasking all interrupts, refer to 2-1-2 Interrupt Inputs.

## Application Examples

Target Value Comparison

## Explanation

In this example, specified interrupt subroutines are executed by matching the high-speed counter's PV with five values set as a target value comparison table. With each interrupt, the data in DM 0000 to DM 0004 is incremented by one.

## Wiring (CPM2A)



## Wiring (CPM2C)

Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.

Input terminals


## PC Setup



0: Differential phase input
0 : Reset by phase- $Z$ signal + software reset
01: Use as high-speed counter

## Programming



## Range Comparison

## Explanation

In this example, specified interrupt subroutines are executed by matching the high-speed counter's PV with five range set as a range comparison table. With each interrupt, the data in DM 0000 to DM 0004 is incremented by one.
Wiring (CPM2A)


## Wiring (CPM2C)

Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.

Input terminals


## PC Setup



0: Differential phase input
0: Reset by phase-Z signal + software reset
01: Use as high-speed counter

## Programming



## 2-2-2 Input Interrupts In Counter Mode

The four built-in interrupt inputs in the CPM2A/CPM2C's CPU Unit can be used in counter mode as inputs of up to 2 kHz . These inputs can be used as either incrementing counters or decrementing counters, triggering an interrupt (i.e., executing an interrupt subroutine) when the count matches the set value.


| Input number (Note 2) | Count | Interrupt number | $\begin{gathered} \text { Subroutine } \\ \text { number (Note 3) } \end{gathered}$ | Response frequency |
| :---: | :---: | :---: | :---: | :---: |
| 00003 | $\begin{array}{\|l} \hline 0 \text { to } 65535 \\ \text { (0000 to FFFF) } \end{array}$ | 0 | 000 | 2 kHz |
| 00004 |  | 1 | 001 |  |
| 00005 |  | 2 | 002 |  |
| 00006 |  | 3 | 003 |  |

Note 1. Input number 00005 and 00006 cannot be used in CPM2C CPU Units with 10 I/O points and CPM2C-S CPU Units.
2. Input numbers 00003 to 00006 can be used for any of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs. When not being used for any of these, they can be used as ordinary inputs.
3. Subroutine numbers 000 to 003 are the subroutine numbers for interrupt programs started up when interrupt inputs or count-up interrupts for interrupt inputs (counter mode) are generated. When not being used for this purpose, they can be used as ordinary inputs.

Although IORF(97) can be used in interrupt subroutines, you must be careful of the interval between $\operatorname{IORF}(97)$ executions. If IORF(97) is executed too frequently, a fatal system error may occur (FALS 9F), stopping operation. The interval between executions of IORF(97) should be at least $1.3 \mathrm{~ms}+$ total execution time of the interrupt subroutine.

The following table shows the relationships between interrupt inputs (counter mode) and the CPM2A/CPM2C's other functions.

| Function | Interrupt inputs (counter mode) |
| :--- | :--- |
| Synchronized pulse control | Can be used simultaneously. |
| Interrupt inputs | See note 1. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | Can be used simultaneously. |
| Interrupt inputs (counter mode) | See note 1. |
| Pulse outputs | Can be used simultaneously. |
| Quick-response inputs | See note 1. |
| Input time constant | See note 2. |
| Clock | Can be used simultaneously. |

Note 1. The same input number (from 00003 to 00006) cannot be used for more than one of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs.
2. When inputs 00003 to 00006 are set for use as interrupt inputs (counter mode), the input time constants for the relevant inputs are disabled. The input time constants remain in effect, however, for the values for refreshing the relevant input relay area.

## Procedure for Using Interrupt Inputs in Counter Mode




## Setting the Interrupt Input Number

With interrupt inputs in counter mode, the subroutine to be executed is determined by the interrupt corresponding to the input number.

| Input number | Interrupt number | Subroutine number |
| :--- | :--- | :--- |
| 00003 | 0 | 000 |
| 00004 | 1 | 001 |
| $00005^{\star}$ | 2 | 002 |
| $00006^{\star}$ | 3 | 003 |

Note *Input numbers 00005 and 00006 cannot be used for CPM2C CPU Units with 10 I/O points and for CPM2C-S CPU Units.

The same input number (from 00003 to 00006) cannot be used for more than one of the following functions: interrupt inputs, interrupt inputs (counter mode), or quick-response inputs.

## Selecting Incrementing or Decrementing Count

Either an incrementing or decrementing count can be used with interrupt inputs in counter mode.

## Incrementing Counter Mode

As the set value (SV) is refreshed, the count is incremented from 0 , and the interrupt subroutine is executed when the present value (PV) matches the SV.


## Decrementing Counter Mode

As the set value (SV) is refreshed, the count is is decremented toward 0 , and the interrupt subroutine is executed when the present value (PV) reaches 0.


With the CPM2A, wire the input terminals as shown in the following illustration.


With the CPM2C, wire the input terminals as shown in the following illustration.

Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


## PC Setup

The following table shows the settings in the PC Setup area related to interrupt input usage.

| Word | Bits | Function |  | Setting |
| :---: | :---: | :--- | :--- | :--- |
| DM 6628 | 00 to 03 | Interrupt setting for <br> input 00003 | 0: Normal input <br> 1: Interrupt input | 1 |
|  | 04 to 07 | Interrupt setting for <br> input 00004 | (interrupt input mode or <br> counter mode) |  |
|  | 08 to 11 | Interrupt setting for <br> 2: Quick-response input <br> input 00005* |  |  |
|  | 12 to 15 | Interrupt setting for <br> input 00006* |  |  |

Note *Input number 00005 and 00006 cannot be used in CPM2C CPU Units with 10 I/O points and in CPM2C-S CPU Units.

The setting will go into effect when the mode is changed (from PROGRAM to MONITOR/RUN) or when the power supply is turned ON to the CPM2A/ CPM2C.

Ladder Diagram Programming

The following table shows the instruction operations related to interrupt input (counter mode) control.

| Instruction | Control | Operation |
| :--- | :--- | :--- |
| (@)INT(89) | Refresh incrementing <br> counter SV | Refreshes the counter's SV and starts the <br> incrementing count. |
|  | Refresh decrementing <br> counter SV | Refreshes the counter's SV and starts the <br> decrementing count. |
|  | Mask all interrupts | Prohibits all interrupts, including interrupt <br> inputs, interval timer interrupts, high-speed <br> counters, etc. |
|  | Unmask all interrupts | Permits all interrupts, including interrupt <br> inputs, interval timer interrupts, high-speed <br> counters, etc. |
|  | Change PV | Changes the counter's PV. |
| (@)PRV(62) | Read PV | Reads the counter's PV. |

The functions related to input interrupts (counter mode) are executed according to the data areas shown in the following table.

| Word | Bits | Name | Contents |
| :---: | :---: | :---: | :---: |
| 240 | 00 to 15 | SV area for input interrupt (counter mode) 0 | Stores the counter's set value (SV). |
| 241 | 00 to 15 | SV area for input interrupt (counter mode) 1 |  |
| 242 | 00 to 15 | SV area for input interrupt (counter mode) 2 |  |
| 243 | 00 to 15 | SV area for input interrupt (counter mode) 3 |  |
| 244 | 00 to 15 | PV area for input interrupt (counter mode) 0 | Stores the counter's present value (PV). |
| 245 | 00 to 15 | PV area for input interrupt (counter mode) 1 |  |
| 246 | 00 to 15 | PV area for input interrupt (counter mode) 2 |  |
| 247 | 00 to 15 | PV area for input interrupt (counter mode) 3 |  |

Refresh Incrementing Counter SV / Refresh Decrementing Counter SV These functions store the counter's set values in data areas and refresh them by means of $\operatorname{INT}(89)$. In this way, they start the count operation for interrupt inputs (counter mode) and they permit interrupts.

## Storing Set Values in Data Areas

The counter's set values are stored in words 240, 241, 242, and 243.

| SR 240 | SV for interrupt input (count mode) 0: 0000 to FFFF |
| :---: | :---: |
| SR 241 | SV for interrupt input (count mode) 1:0000 to FFFF |
| SR 242 | SV for interrupt input (count mode) 2: 0000 to FFFF |
| SR 243 | SV for interrupt input (count mode) 3: 0000 to FFFF |

## Starting the Count Operation and Permitting Interrupts

Incrementing Counter


Decrementing Counter

| $(@) \operatorname{INT}(89)$ |  |  |
| ---: | :--- | :--- |
| 003 | Interrupt control designation (003: Refresh decrementing counter SV) |  |
| 000 | Fixed: 000 |  |
| $\mathrm{C}_{2}$ |  | Control data word |



Note When $\operatorname{INT}(89)$ is executed to mask interrupts during counter operation (interrupt control designation 000), counter operation will be stopped and the counter PV will be reset. To use the counter again, start the counter operation again as described above.

## Change PV

This function refreshes the counter's present value (PV).

| (@)INT(89) |  |
| :---: | :---: |
| P | Port specifier (100. 102, 102, 103: Interrupt inputs (counter mode) 0 to 3) Control designation (002: Change PV) <br> Change PV data word |
| 002 |  |
| $\mathrm{C}_{2}$ |  |

$$
\begin{array}{ll}
\hline \mathrm{C}_{2} & \text { Change PV data } \\
\\
\\
\\
\\
\text { Registers the PV data to be changed. } \\
0000 \text { to FFFF }
\end{array}
$$

## Read PV

This function reads the counter's present value (PV).
Using an Instruction


## Using Data Areas

The high-speed counter's present value (PV) is stored in words SR 244 to SR 247 as shown below.

| SR 244 | PV |
| :--- | :--- |
| SR 245 | Interrupt input (counter mode) 0 |
| SR 246 | PV |
| SR 247 | Interrupt input (counter mode) 1 |
|  | PV |
|  | Interrupt input (counter mode) 2 |
| Interrupt input (counter mode) 3 |  |

Words SR 244 to SR 247 are refreshed with every scan, so there may be a discrepancy from the exact PV at any given time.
Words SR 244 to SR 247 cannot be used as work word even when the interrupt inputs (counter mode) are not used.
When the PV is read by executing PRV(62), words 244 to 247 are refreshed with the same timing.

## Mask/Unmask All Interrupts

For details regarding masking and unmasking all interrupts, refer to 2-1-2 Interrupt Inputs.

## Application Example

Wiring

In this example, the PV is decremented every time input 00003 is turned ON , and DM 0000 is incremented by 1 by an interrupt subroutine every 100 times ( 64 Hex ) that input 00003 is turned ON.
The following diagram shows input wiring in the CPM2A.


The following diagram shows input wiring in the CPM2C.
Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


## PC Setup



Specifies bit 00003 as an interrupt input (counter mode). Inputs 00004 to 00006 are used as ordinary inputs.

## Programming



## 2-3 CPM1/CPM1A Interrupt Functions

This section explains the settings and methods for using the CPM1/CPM1A interrupt functions.

## 2-3-1 Types of Interrupts

The CPM1/CPM1A has three types of interrupt processing, as outlined below.
Input Interrupts
CPM1/CPM1A PCs have two or four interrupt inputs. Interrupt processing is executed when one of these inputs is turned ON from an external source.

## Interval Timer Interrupts

Interrupt processing is executed by an interval timer with a precision of 0.1 ms .
High-speed Counter Interrupts
The high-speed counter counts pulse inputs to one of CPU bits 00000 to 00002. Interrupt processing is executed when the count reaches the set value of a builtin high-speed counter.

When an interrupt is generated, the specified interrupt processing routine is executed. Interrupts have the following priority ranking.

Input interrupts > Interval interrupts $=$ High-speed counter interrupts
When an interrupt with a higher priority is received during interrupt processing, the current processes will be stopped and the newly received interrupt will be processed instead. After that routine has been completely executed, then processing of the previous interrupt will be resumed.
When an interrupt with a lower or equal priority is received during interrupt processing, then the newly received interrupt will be processed as soon as the routine currently being processed has been completely executed.
When two interrupts with equal priority are received at the same time, they are executed in the following order:

Input interrupt $0>$ Input interrupt $1>$ Input interrupt $2>$ Input interrupt 3
Interval interrupts > High-speed counter interrupts
Observe the following precautions when using interrupt programs:
1, 2, 3... 1. A new interrupt can be defined within an interrupt program. Furthermore, an interrupt can be cleared from within an interrupt program.
2. Another interrupt program cannot be written within an interrupt program.
3. A subroutine program cannot be written within an interrupt program. Do not write a SUBROUTINE DEFINE instruction, SBN(92), within an interrupt program.
4. An interrupt program cannot be written within a subroutine program. Do not write an interrupt program between a SUBROUTINE DEFINE instruction (SBN(92)) and a RETURN instruction (RET(93)).

Inputs used as interrupts cannot be used as regular inputs.

High-speed Counter Instructions and Interrupts

The following instructions cannot be executed in an interrupt subroutine when an instruction that controls high-speed counters is being executed in the main program:
$\mathrm{INI}(61), \mathrm{PRV}(62)$, or CTBL(63)

The following methods can be used to circumvent this limitation:
Method 1
All interrupt processing can be masked while the instruction is being executed.


## Method 2

Execute the instruction again in the main program.
1, 2, 3... 1. This is the program section from the main program:

2. This is the program section from the interrupt subroutine:


Note

1. Define interrupt routines at the end of the main program with $\operatorname{SBN}(92)$ and RET(93) instructions, just like regular subroutines.
2. When defining an interrupt routine, a "SBS UNDEFD" error will occur during the program check operation, but the program will be executed normally.

## 2-3-2 Input Interrupts

The 10-pt CPU Units (CPM1-10CDR- $\square$ and CPM1A-10CDR- $\square$ ) have two interrupt inputs (00003 and 00004).
The 20-, 30-, and 40-pt CPU Units (CPM1-20CDR- $\square$, CPM1A-20CDR- $\square$, CPM1-30CDR- $\square(-V 1)$, CPM1A-30CDR- $\square$ and CPM1A-40CDR- $\square$ ) have four interrupt inputs (00003 to 00006).
There are two modes for input interrupts: input interrupt mode and counter mode.

## CPM1 PCs



CPM1A PCs


| CPU Unit | Input | Interrupt number | Response time |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt mode | Counter mode |
| CPM1-10CDR-CPM1A-10CD | 00003 | 00 | 0.3 ms max. <br> (Time until the interrupt program is executed.) | 1 kHz |
|  | 00004 | 01 |  |  |
| CPM1-20CDR-CPM1A-20CD $\square-\square$ CPM1-30CDR- $\square(-\mathrm{V} 1)$ CPM1A-30CD $\square-\square$ CPM1A-40CD $\square$ - | 00003 | 00 |  |  |
|  | 00004 | 01 |  |  |
|  | 00003 | 02 |  |  |
|  | 00004 | 03 |  |  |

Note If input interrupts are not used, use inputs 00003 to 00006 as regular inputs.

## Input Interrupt Settings

## Interrupt Subroutines

## Input Refreshing

## Input Interrupt Mode

Inputs 00003 to 00006 must be set as interrupt inputs in DM 6628 if they are to be used for input interrupts in the CPM1/CPM1A. Set the corresponding digit to 1 if the input is to be used as an interrupt input (input interrupt or counter mode); set it to 0 if it is to be used as a regular input.

| Word | Setting |
| :---: | :--- |
| DM 6628 | 0: Regular input (default setting) <br>  <br>  <br>  <br> 1: Interrupt input <br> 2: Quick-response input |



Interrupts from inputs 00003 to 00006 are allocated interrupt numbers 00 to 03 and call subroutines 000 to 003 . If the input interrupts aren't being used, subroutines 000 to 003 can be used in regular subroutines.

| Input number | Interrupt number | Subroutine number |
| :--- | :--- | :--- |
| 00003 | 0 | 000 |
| 00004 | 1 | 001 |
| 00005 | 2 | 002 |
| 00006 | 3 | 003 |

If input refreshing is not used, input signal status within the interrupt routine will not be reliable. Depending on the input time constant, the input signals might not go ON even if input refreshing is used. This includes the status of the interrupt input bit that activated the interrupt.
For example, IR 00000 would not be ON in interrupt routine for input interrupt 0 unless it was refreshed. In this case, use the Always ON Flag, SR 25313 in the interrupt routine instead of IR 00000.
When an input interrupt signal is received, the main program is interrupted and the interrupt program is executed immediately, regardless of the point in the cycle in which the interrupt is received. The signal must be ON for $200 \mu$ s or more to be detected.


Use the following instructions to program input interrupts using the Input Interrupt Mode.

## Masking/Unmasking of Interrupts

With the INT(89) instruction, set or clear input interrupt masks as required.


Make the settings with word D bits 0 to 3 , which correspond to input interrupts 0 to 3.
0: Mask cleared. (Input interrupt enabled.)
1: Mask set. (Input interrupt disabled.)

All of the input interrupts are masked when PC operation is started. If input interrupt mode is being used, be sure to enable the inputs by executing INT(89) as shown above.

## Clearing Masked Interrupts

If the bit corresponding to an input interrupt turns ON while masked, that input interrupt will be saved in memory and will be executed as soon as the mask is cleared. In order for that input interrupt not to be executed when the mask is cleared, the interrupt must be cleared from memory.
Only one interrupt signal will be saved in memory for each interrupt number. With the INT(89) instruction, clear the input interrupt from memory.


If $D$ bits 0 to 3 , which correspond to input interrupts 0 to 3, are
set to "1," then the input interrupts will be cleared from memory.
0 : Input interrupt retained.
1: Input interrupt cleared.

## Reading Mask Status

With the INT(89) instruction, read the input interrupt mask status.


The status of the rightmost digit of the data stored in word $D$ (bits 0 to 3 ) show the mask status.

0: Mask cleared. (Input interrupt enabled.)
1: Mask set. (Input interrupt disabled.)

## Program Example

When input 00003 (interrupt no. 0) goes ON, operation moves immediately to the interrupt program with subroutine number 000. Inputs for DM 6628 have been set to 0001.


## Counter Mode

External signal inputs are counted at high speed and an interrupt is generated when the count reaches the set value. When an interrupt is generated, the main program is interrupted and the interrupt program is executed. Signals up to 1 kHz can be counted.


Use the following steps to program input interrupts using the Counter Mode.
1, 2, 3... 1. Write the set values for counter operation to the SR words shown in the following table. The set values are written between 0000 and FFFF ( 0 to $65,535)$. A value of 0000 will disable the count operation until a new value is set and step 2, below, is repeated.

| Interrupt | Word |
| :--- | :--- |
| Input interrupt 0 | SR 240 |
| Input interrupt 1 | SR 241 |
| Input interrupt 2 | SR 242 |
| Input interrupt 3 | SR 243 |

The SR words used in the Counter Mode (SR 240 to SR 243) contain hexadecimal data, not BCD. If the Counter Mode is not used, these words can be used as work bits.
Note These SR words are cleared at the beginning of operation, and must be written from the program.
2. With the $\operatorname{INT}(89)$ instruction, refresh the Counter Mode set value and enable interrupts.


> If $D$ bits 0 to 3 , which correspond to input interrupts 0 to 3 , are set to "0," then the set value will be refreshed and interrupts will be permitted.
> 0 : Counter mode set value refreshed and mask cleared.
> 1: Not refreshed.

Be sure to set the corresponding bit to 1 if an input interrupt isn't being controlled.
The input interrupt for which the set value is refreshed will be enabled in Counter Mode. When the counter reaches the set value, an interrupt will occur, the counter will be reset, and counting/interrupts will continue until the counter is stopped.
Note 1. If the INT(89) instruction is used during counting, the present value (PV) will return to the set value (SV). You must, therefore, use the differentiated form of the instruction or an interrupt may never occur.
2. The set value will be set when the $\operatorname{INT}(89)$ instruction is executed. If interrupts are already in operation, then the set value will not be changed just by changing the content of SR 240 to SR 243, i.e., if the contents are changed, the set value must be refreshed by executing the INT(89) instruction again. Interrupts can be masked using the same process used with the Input Interrupt Mode, but if the masked interrupts are cleared using the same process, the interrupts will operate in Input Interrupt Mode, not Counter Mode.
Interrupt signals received for masked interrupts can also be cleared using the same process as for the Input Interrupt Mode.

## Counter PV in Counter Mode

When input interrupts are used in Counter Mode, the counter PV will be stored in the SR word corresponding to input interrupts 0 to 3 . Values are 0000 to FFFE ( 0 to 65,534 ) and will equal the counter PV minus one.

| Interrupt | Word |
| :--- | :--- |
| Input interrupt 0 | SR 244 |
| Input interrupt 1 | SR 245 |
| Input interrupt 2 | SR 246 |
| Input interrupt 3 | SR 247 |

Example: The present value for an interrupt whose set value is 000A will be recorded as 0009 immediately after $\operatorname{INT}(89)$ is executed.
Note Even if input interrupts are not used in Counter Mode, these SR bits cannot be used as work bits.

## Program Example

When input 00003 (interrupt no. 0) goes ON 10 times, operation moves immediately to the interrupt program with subroutine number 000 . The following table shows where the counters‘ set values and present values -1 are stored. Inputs for DM 6628 have been set to 0001.

| Interrupt | Word containing <br> SV | Word containing <br> PV-1 |
| :--- | :--- | :--- |
| Input 00003 (input interrupt 0) | SR 240 | SR 244 |
| Input 00004 (input interrupt 1) | SR 241 | SR 245 |
| Input 00005 (input interrupt 2) | SR 242 | SR 246 |
| Input 00006 (input interrupt 3) | SR 243 | SR 247 |



## 2-3-3 Masking All Interrupts

All interrupts, including input interrupts, interval timer interrupts, and high-speed counter interrupts, can be masked and unmasked as a group by means of the INT(89) instruction. The mask is in addition to any masks on the individual types of interrupts. Furthermore, clearing the masks for all interrupts does not clear the masks on the individual types of interrupts, but restores them to the masked conditions that existed before INT(89) was executed to mask them as a group.
Do not use $\operatorname{INT}(89)$ to mask interrupts unless it is necessary to temporarily mask all interrupts and always use INT(89) instructions in pairs to do so, using the first INT(89) instruction to mask and the second one to unmask interrupts.

INT(89) cannot be used to mask and unmask all interrupts from within interrupt routines.

## Masking Interrupts <br> Use the INT(89) instruction to disable all interrupts.

| $(@) \mathrm{INT}(89)$ |
| ---: |
| 100 |
| 000 |
| 000 |

If an interrupt is generated while interrupts are masked, interrupt processing will not be executed but the interrupt will be recorded for the input, interval timer, and high-speed counter interrupts. The interrupts will then be serviced as soon as interrupts are unmasked.

Use the INT(89) instruction to unmask interrupts as follows:

| (@)INT(89) |
| ---: |
| 200 |
|  |
| 000 |

## 2-3-4 Interval Timer Interrupts

The CPM1/CPM1A is equipped with one interval timer. When the interval timer times out, the main program is interrupted and the interrupt program is executed immediately, regardless of the point in the cycle.
There are two modes for interval timer operation, the One-shot Mode, in which only one interrupt will be executed when time expires, and the Scheduled Interrupt Mode in which the interrupt is repeated at a fixed interval.
The interval timer's set value can be set anywhere from 0.5 to 319968 ms , in units of 0.1 ms .

## Operation

Use the following instruction to activate and control the interval timer.
Starting Up in One-Shot Mode
Use the STIM(69) instruction to start the interval timer in the one-shot mode.

$\mathrm{C}_{1}$ : Interval timer, one-shot mode (000)
$\mathrm{C}_{2}$ : Timer set value (first word address)
$\mathrm{C}_{3}$ : Subroutine no. (4 digits BCD): 0000 to 0049

1, 2, 3... 1. When $\mathrm{C}_{2}$ is entered as a word address:
$\mathrm{C}_{2}$ : Decrementing counter set value ( 4 digits BCD): 0000 to 9999
$\mathrm{C}_{2}+1$ : Decrementing time interval (4 digits BCD ; unit: 0.1 ms ): 0005 to 0320 ( 0.5 ms to 32 ms )
Each time that the interval specified in word $\mathrm{C}_{2}+1$ elapses, the decrementing counter will decrement the present value by one. When the PV reaches 0 , the designated subroutine will be called just once and the timer will stop.
The time from when the STIM(69) instruction is executed until time elapses is calculated as follows:
(Content of $\left.\mathrm{C}_{2}\right) \times\left(\right.$ Content of $\left.\mathrm{C}_{2}+1\right) \times 0.1 \mathrm{~ms}=(0.5$ to $319,968 \mathrm{~ms})$
2. When $\mathrm{C}_{2}$ is entered as a constant:

The set value of the decrementing counter will equal the specified constant (in ms ) and the decrementing time interval will be 10 ( 1 ms ).

## Starting Up in Scheduled Interrupt Mode

Use the STIM(69) instruction to start the interval timer in the scheduled interrupt mode.

$\mathrm{C}_{1}$ : Interval timer, scheduled interrupt mode (003)
$\mathrm{C}_{2}$ : Timer set value (leading word no.)
$\mathrm{C}_{3}$ : Subroutine no. (4 digits BCD): 0000 to 0049
1,2,3... 1. When $\mathrm{C}_{2}$ is entered as a word address:
$\mathrm{C}_{2}$ : Decrementing counter set value ( 4 digits BCD ): 0000 to 9999
$\mathrm{C}_{2}+1$ : Decrementing time interval (4 digits BCD; unit: 0.1 ms ): 0005 to 0320 ( 0.5 ms to 32 ms )
The meanings of the settings are the same as for the one-shot mode, but in the scheduled interrupt mode the timer PV will be reset to the set value and decrementing will begin again after the subroutine has been called. In the scheduled interrupt mode, interrupts will continue to be repeated at fixed intervals until the operation is stopped.
2. When $\mathrm{C}_{2}$ is entered as a constant:

The settings are the same as for the one-shot mode, but interrupts will continue to be repeated at fixed intervals until the operation is stopped.

## Reading the Timer's Elapsed Time

Use the STIM(69) instruction to read the timer's elapsed time.

$\mathrm{C}_{1}$ : Read elapsed time (006)
$\mathrm{C}_{2}$ : Leading word of parameter 1
$\mathrm{C}_{3}$ : Parameter 2
$\mathrm{C}_{2}$ : Number of times the decrementing counter has ben decremented (4 digits BCD)
$\mathrm{C}_{2}+1$ : Decrementing counter time interval (4 digits BCD; unit: 0.1 ms )
$\mathrm{C}_{3}$ : Elapsed time from previous decrement (4 digits BCD; unit: 0.1 ms )
The time from when the interval timer is started until the execution of this instruction is calculated as follows:
$\{($ Content of C2) $\times($ Content of C2+1) $+($ Content of C3 $)\} \times 0.1 \mathrm{~ms}$
If the specified interval timer is stopped, then " 0000 " will be stored.

## Stopping the Timer

Application Example (One-shot Mode)

Use the STIM(69) instruction to stop the interval timer. The interval timer will be stopped.


In this example, an interrupt is generated $2.4 \mathrm{~ms}(0.6 \mathrm{~ms} \times 4$ ) after input 00005 goes ON; the interrupt executes interrupt subroutine number 23.


## Application Example

 (Scheduled Interrupt Mode)In this example, an interrupt is generated every $4.0 \mathrm{~ms}(1.0 \mathrm{~ms} \times 4)$ after input 00005 goes ON; the interrupts execute interrupt subroutine number 23.


## 2-3-5 High-speed Counter Interrupts

CPM1/CPM1A PCs have a high-speed counter function that can be used in incrementing mode or up/down mode. The high-speed counter can be combined with input interrupts to perform target value control or zone comparison control that isn't affected by the PC's cycle time.
High-speed counter signals can be input to CPU bits 00000 through 00002.

## CPM1 PCs



## CPM1A PCs



| Mode | Input functions | Input method | Count frequency | Count range | Control methods |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Up/Down | 00000: Phase-A input 00001: Phase-B input 00002: Phase-Z input | Phase-difference, $4 \times$ inputs | 2.5 kHz max. | $\begin{aligned} & \hline-32767 \\ & \text { to } \\ & 32767 \end{aligned}$ | Target value control: Up to 16 target values and interrupt subroutine numbers can be registered. |
| Incrementing | 00000: Count input 00001: See note. 00002: Reset input | Individual inputs | 5.0 kHz max. | $\begin{array}{\|l\|} \hline 0 \\ \text { to } \\ 65535 \end{array}$ | Zone comparison control: Up to 8 sets of upper limit values, lower limit values, and interrupt subroutine numbers can be registered. |

Note In incrementing mode, input 00001 can be used as a regular input. When the reset method is used for the software reset, input 00002 can be used as a regular input. Also, even when used for the phase-Z signal and software reset, the input status is reflected inn 00002 of the I/O memory.

High-speed Counter Settings The following settings must be made in DM 6642 when using the CPM1/CPM1A's high-speed counter function.

| DM 6642 <br> Bits | Function | Settings |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Incrementing | Up/Down | Not used |
| 00 to 03 | Sets the counter mode: <br> 0: Up/down <br> 4: Incrementing | 4 | 0 | 0 or 4 |
| 04 to 07 | Sets the reset method: <br> 0: Phase-Z + software reset <br> 1: Software reset | 0 or 1 | 0 or 1 | 0 or 1 |
| 08 to 15 | Sets the counter: <br> 00: Counter not being used. <br> 01: Counter being used. | 01 | 01 | 00 |

## Count Range

The CPM1/CPM1A's high-speed counter uses linear operation and the count (present value) is stored in SR 248 and SR 249. (The upper four digits are stored in SR 249 and the lower four digits are stored in SR 248.)

| Mode | Count range |
| :--- | :--- |
| Up/Down | F003 2767 to 0003 2767 (-32,767 to 32,767) <br> The leftmost digit in SR 248 indicates the sign. F is negative, 0 is <br> positive. |
| Incrementing | 00000000 to 0006 5535 (0 to 65,535) |

An overflow will occur if the count exceeds the upper limit in the count range and an underflow will occur if the count goes below the lower limit in the count range.

| Error | Incrementing | Up/Down | Present <br> value |
| :---: | :--- | :--- | :--- |
| Overflow | Occurs when the count is <br> incremented from 65,535. | Occurs when the count is <br> incremented from 32,767. | 0FFF FFFF |
| Underflow | --- | Occurs when the count is <br> decremented from $-32,767$. | FFFF FFFF |

## Processing

Two types of signals can be input from a pulse encoder. The count mode used for the high-speed counter will depend on the signal type. The count mode and reset mode are set in DM 6642; these settings become effective when the power is turned on or PC operation is started.

## Up/Down Mode:

Phase-A difference $4 \times$ two-phase signal (phase-A and phase-B) and a phase-Z signal are used for inputs. The count is incremented or decremented according to differences in the 2-phase signals.

## Incrementing Mode:

One single-phase pulse signal and a count reset signal are used for inputs. The count is incremented according to the single-phase signal.


Note One of the reset methods described below should always be used to reset the counter when restarting it. The counter will be automatically reset when program execution is started or stopped.

The following signal transitions are handled as forward (incrementing) pulses: Phase-A leading edge to phase-B leading edge to phase-A trailing edge to phase-B trailing edge. The following signal transitions are handled as reverse (decrementing) pulses: Phase-B leading edge to phase-A leading edge to phase-B trailing edge to phase-A trailing edge.
The Up/Down Mode always uses a $4 \times$ phase-difference input. The number of counts for each encoder revolution would be 4 times the resolution of the counter. Select the encoder based on the countable ranges.

## Reset Methods

Either of the two methods described below may be selected for resetting the PV of the count (i.e., setting it to 0 ).
Phase-Z signal + software reset:
The PV is reset when the phase-Z signal (reset input) is turned ON while the High-speed Counter Reset Bit (SR 25200) is ON.
Software reset:
The PV is reset when the High-speed Counter Reset Bit (SR 25200) is turned ON.

Phase-Z Signal + Software Reset


| No. | Operation timing | Reset |
| :--- | :--- | :--- |
| (1) | Phase-Z signal turns ON when <br> SR 25200 turns OFF. | Not reset. |
| (2) | Phase-Z signal turns ON within one <br> cycle after SR 25200 turns ON. | Not reset. |
| (3) | Phase-Z signal turns ON after at least <br> one cycle elapses after SR 25200 <br> turns ON. | Reset with phase-Z leading edge. |
| (4) | Phase-Z signal turns ON within one <br> cycle after SR 25200 turns OFF. | Reset with phase-Z leading edge. |
| $(5)$ | SR 25200 turns ON when phase-Z <br> signal is ON. | Not reset. |

Note The High-speed Counter Reset Bit (SR 25200) is refreshed once every cycle, so in order for it to be read reliably it must be ON for at least one cycle.

The " $Z$ " in "phase-Z" is an abbreviation for "Zero." It is a signal that shows that the encoder has completed one cycle.

## High-speed Counter Interrupt Count

For high-speed counter 0 interrupts, a comparison table is used instead of a "count up." The count check can be carried out by either of the two methods described below. In the comparison table, comparison conditions (for comparing to the PV) and interrupt routine combinations are saved.

Target value:
A maximum of 16 comparison conditions (target values and count directions) and interrupt routine combinations are saved in the comparison table. When the counter PV and the count direction match the comparison conditions, then the specified interrupt routine is executed.

Range (zone) comparison:
Eight comparison conditions (upper and lower limits) and interrupt routine combinations are saved in the comparison table. When the PV is greater than or equal to the lower limit and less than or equal to the upper limit, then the specified interrupt routine is executed.

## Target Value Comparisons

The current count is compared to the target values in the order that target values are set in the comparison table and interrupts are generated as the count equals each target value. Once the count has equaled all of the target values in the table, the target value is set to the first target value in the table, which is again compared to the current counted until the two values are equal.


Range Comparisons The current count is compared in cyclic fashion to all of the ranges at the same time and interrupts are generated based on the results of the comparisons.


Note When performing target value comparisons, do not repeatedly use the INI instruction to change the current value of the count and start the comparison operation. The interrupt operation may not work correctly if the comparison operation is started immediately after changing the current value from the program. (The comparison operation will automatically return to the first target value once an interrupt has been generated for the last target value. Repetitious operation is thus possible merely by changing the current value.)

Programming
Use the following steps to program the high-speed counter.
The high-speed counter begins the counting operation when the proper PC Setup settings are made, but comparisons will not be made with the comparison table and interrupts will not be generated unless the CTBL(63) instruction is executed.
The high-speed counter is reset to " 0 " when power is turned ON and when operation begins.
The present value of high-speed counter is maintained in SR 248 and SR 249.

## Controlling High-speed Counter Interrupts

1, 2, 3... 1. Use the $\operatorname{CTBL}(63)$ instruction to save the comparison table in the CPM1/CPM1A and begin comparisons.


| C: $(3$ digits $B C D)$ |  |
| :--- | :--- |
| 000: | Target table set and comparison begun |
| $001:$ | Range table set and comparison begun |
| 002: | Target table set only |
| $003:$ | Range table set only |
| TB: |  |
| Beginning word of comparison table |  |

If $C$ is set to 000 , then comparisons will be made by the target matching method; if 001, then they will be made by the range comparison method. The comparison table will be saved, and, when the save operation is complete, then comparisons will begin. While comparisons are being executed, high-speed interrupts will be executed according to the comparison table. For details on the contents of the comparison tables that are saved, refer to the explanation of the CTBL(63) instruction in Section 7 Instruction Set.

Note The comparison results are normally stored in AR 1100 through AR 1107 while the range comparison is being executed.

If $C$ is set to 002 , then comparisons will be made by the target matching method; if 003, then they will be made by the range comparison method. For either of these settings, the comparison table will be saved, but comparisons will not begin, and the $\mathrm{INI}(61)$ instruction must be used to begin comparisons.
2. To stop comparisons, execute the $\mathrm{INI}(61)$ instruction as shown below.


To start comparisons again, set the second operand to "000" (execute comparison), and execute the $\mathrm{INI}(61)$ instruction.
Once a table has been saved, it will be retained in the CPM1/CPM1A during operation (i.e., during program execution) as long as no other table is saved.

## Reading the PV

There are two ways to read the PV. The first is to read it from SR 248 and SR 249, and the second to use the PRV(62) instruction.

Reading SR 248 and SR 249
The PV of high-speed counter is stored in SR 248 and SR 249 as shown below. The leftmost bit will be F for negative values.

| Leftmost 4 digits | Rightmost 4 digits | Up/Down Mode | Incrementing Mode |
| :---: | :---: | :---: | :---: |
| SR 249 | SR 248 | F0032767 to 00032767 | 00000000 to 00065535 |
|  |  | $(-32767)$ |  |

Note 1. These words are refreshed only once every cycle, so there may be a difference from the actual PV.
2. When high-speed counter is not being used, the bits in these words can be used as work bits.

## Using the PRV(62) Instruction

Read the PV of the high-speed counter by using the PRV(62) instruction.


P1: Leading word of PV

The PV of the high-speed counter is stored as shown below. The leftmost bit will be $F$ for negative values.

| Leftmost 4 digits | Rightmost 4 digits | Up/Down Mode | Incrementing Mode |
| :---: | :---: | :---: | :---: | :---: |
| P1+1  P1 F0032767 to 00032767 <br> $(-32767)$ <br>   00000000 to 00065535  |  |  |  |

## Changing the PV

## Application Example (Incrementing Mode)

The PV is read when the $\operatorname{PRV}(62)$ instruction is actually executed.

There are two ways to change the PV of high-speed counter. The first way is to reset it by using the reset methods. (In this case the PV is reset to 0 .) The second way is to use the $\operatorname{INI}(61)$ instruction.
The method using the $\mathrm{INI}(61)$ instruction is explained here. For an explanation of the reset method, refer to the beginning of this description of high-speed counter.
Change the timer PV by using the $\operatorname{INI}(61)$ instruction as shown below.


D: Leading word for storing PV change data


To specify a negative number in up/down mode, set $F$ in the leftmost digit.
This example shows a program that uses the high-speed counter with singlephase inputs in the Incrementing Mode, making comparisons by means of the target matching method.
The comparison conditions (target values and count directions) are stored in the comparison table with the subroutine numbers. Up to 16 target values can be stored. The corresponding subroutine is executed when the counter's PV matches the target value.
The following data is stored for the comparison table:

| DM 0000 | 0002 | Number of comparison conditions: 2 |
| :--- | :--- | :--- |
| DM 0001 | 1000 | Target value 1: 1000 |
| DM 0002 | 0000 |  |
| DM 0003 | 0030 | Comparison 1 interrupt subroutine no.: 30 |
| DM 0004 | 2000 | Target value 2: 2000 |
| DM 0005 | 0000 |  |
| DM 0006 | 0031 | Comparison 2 interrupt subroutine no.: 31 |

The following diagram shows the example ladder program. DM 6642 must be set to $01 \square 4$, where $\square$ is the reset method which can be set to 0 or 1 .


## Application Example (Up/Down Mode)

This example shows a program that uses the high-speed counter with phase-difference inputs in the Up/Down Mode, making comparisons by means of the range comparison method.
The comparison conditions (upper/lower limits of the ranges) are stored in the comparison table with the subroutine numbers. Up to 8 separate ranges can be defined. The corresponding subroutine is executed when the counter's PV is within the range.
Note Always set 8 ranges. If fewer than 8 ranges are needed, set the remaining subroutine numbers to FFFF. A value of FFFF indicates that no subroutine is to be executed.

The following data is stored for the comparison table:

| DM 0000 | 1500 |  |
| :--- | :--- | :--- |
| DM 0001 | 0000 | Lower limit 1: 1,500 counts |
| DM 0002 | 3000 |  |
| DM 0003 | 0000 | Upper limit 1: 3,000 counts |
| DM 0004 | 0040 | Range 1 interrupt subroutine no.: 40 |
| DM 0005 | 7500 |  |
| DM 0006 | 0000 | Lower limit 2: 7,500 counts |
| DM 0007 | 0000 |  |
| DM 0008 | 0001 | Upper limit 2: 10,000 counts |
| DM 0009 | 0041 | Range 2 interrupt subroutine no.: 41 |
| DM 0010 | 0000 |  |
| DM 0011 | 0000 |  |
| DM 0012 | 0000 |  |
| DM 0013 | 0000 |  |
| DM 0014 | FFFF | Range 3 interrupt subroutine not executed |
|  | $\cdot$ | $\cdot$ |
| . | $\cdot$ | $\cdot$ |
| . | $\cdot$ | $\cdot$ |
| . | $\cdot$ | $\cdot$ |
| DM 0035 | 0000 |  |
| DM 0036 | 0000 |  |
| DM 0037 | 0000 |  |
| DM 0038 | 0000 |  |
| DM 0039 | FFFF | Range 8 interrupt subroutine not executed |

The following diagram shows the example ladder program. DM 6642 must be set to $01 \square 0$, where $\square$ is the reset method which can be set to 0 or 1 .


## 2-3-6 Precautions on Programming Interrupts

If words in memory are being manipulated both in the main program and in an interrupt program, the interrupts must be masked when the words are being manipulated in the main program. Refer to 2-1-4 Precautions on Programming Interrupts for details.

## 2-4 SRM1(-V2) Interrupt Functions

This section explains the settings and methods for using the SRM1(-V2) interrupt functions.

## 2-4-1 Types of Interrupts

The SRM1(-V2) has only one type of interrupt processing, as outlined below. Interval Timer Interrupts Interrupt processing is executed by an interval timer with a precision of 0.1 ms .

## 2-4-2 Interval Timer Interrupts

The SRM1 (-V2) is equipped with one interval timer. When the interval timer times out, the main program is interrupted and the interrupt program is executed immediately, regardless of the point in the cycle.
There are two modes for interval timer operation, the One-shot Mode, in which only one interrupt will be executed when time expires, and the Scheduled Interrupt Mode in which the interrupt is repeated at a fixed interval.
The interval timer's set value can be set anywhere from 0.5 to $319,968 \mathrm{~ms}$, in units of 0.1 ms .

## Operation

Use the following instruction to activate and control the interval timer.

## Starting Up in One-Shot Mode

Use the STIM(69) instruction to start the interval timer in the one-shot mode.

$\mathrm{C}_{1}$ : Interval timer, one-shot mode (000)
$\mathrm{C}_{2}$ : Timer set value (first word address)
$\mathrm{C}_{3}$ : Subroutine no. (4 digits BCD): 0000 to 0049

1, 2, 3... 1. When $\mathrm{C}_{2}$ is entered as a word address:
$\mathrm{C}_{2}$ : Decrementing counter set value ( 4 digits BCD): 0000 to 9999
$\mathrm{C}_{2}+1$ : Decrementing time interval (4 digits BCD; unit: 0.1 ms ): 0005 to 0320 ( 0.5 ms to 32 ms )
Each time that the interval specified in word $\mathrm{C}_{2}+1$ elapses, the decrementing counter will decrement the present value by one. When the PV reaches 0 , the designated subroutine will be called just once and the timer will stop.
The time from when the STIM(69) instruction is executed until time elapses is calculated as follows:
(Content of $\left.\mathrm{C}_{2}\right) \times\left(\right.$ Content of $\left.\mathrm{C}_{2}+1\right) \times 0.1 \mathrm{~ms}=(0.5$ to $319,968 \mathrm{~ms})$
2. When $\mathrm{C}_{2}$ is entered as a constant:

The set value of the decrementing counter will equal the specified constant (in ms ) and the decrementing time interval will be 10 ( 1 ms ).

## Starting Up in Scheduled Interrupt Mode

Use the STIM(69) instruction to start the interval timer in the scheduled interrupt mode.

$\mathrm{C}_{1}$ : Interval timer, scheduled interrupt mode (003)
$\mathrm{C}_{2}$ : Timer set value (leading word no.)
$\mathrm{C}_{3}$ : Subroutine no. (4 digits BCD): 0000 to 0049

1, 2, 3... 1. When $\mathrm{C}_{2}$ is entered as a word address:
$\mathrm{C}_{2}$ : Decrementing counter set value ( 4 digits BCD): 0000 to 9999
$\mathrm{C}_{2}+1$ : Decrementing time interval (4 digits BCD; unit: 0.1 ms ): 0005 to 0320 ( 0.5 ms to 32 ms )
The meanings of the settings are the same as for the one-shot mode, but in the scheduled interrupt mode the timer PV will be reset to the set value and decrementing will begin again after the subroutine has been called. In the scheduled interrupt mode, interrupts will continue to be repeated at fixed intervals until the operation is stopped.
2. When $\mathrm{C}_{2}$ is entered as a constant:

The settings are the same as for the one-shot mode, but interrupts will continue to be repeated at fixed intervals until the operation is stopped.
Reading the Timer's Elapsed Time
Use the STIM(69) instruction to read the timer's elapsed time.

$\mathrm{C}_{1}$ : Read elapsed time (006)
$\mathrm{C}_{2}$ : Leading word of parameter 1 $\mathrm{C}_{3}$ : Parameter 2
$\mathrm{C}_{2}$ : Number of times the decrementing counter has been decremented (4 digits BCD)
$\mathrm{C}_{2}+1$ : Decrementing counter time interval (4 digits BCD; unit: 0.1 ms )
$\mathrm{C}_{3}$ : Elapsed time from previous decrement (4 digits BCD; unit: 0.1 ms )
The time from when the interval timer is started until the execution of this instruction is calculated as follows:
$\{($ Content of C2) $\times($ Content of C2+1) $+($ Content of C3 $)\} \times 0.1 \mathrm{~ms}$
If the specified interval timer is stopped, then "0000" will be stored.

## Stopping the Timer

## Application Example (One-shot Mode)

Use the STIM(69) instruction to stop the interval timer. The interval timer will be stopped.


In this example, an interrupt is generated $2.4 \mathrm{~ms}(0.6 \mathrm{~ms} \times 4)$ after input 00005 goes ON; the interrupt executes interrupt subroutine number 23.


In this example, an interrupt is generated every $4.0 \mathrm{~ms}(1.0 \mathrm{~ms} \times 4)$ after input 00005 goes ON; the interrupts execute interrupt subroutine number 23.


## 2-5 CPM2A/CPM2C Pulse Output Functions

The CPM2A/CPM2C has two pulse outputs. By means of a selection in the PC Setup, these outputs can be used as two single-phase outputs without acceleration and deceleration, two variable duty ratio pulse outputs, or pulse outputs with trapezoidal acceleration/deceleration (one pulse + direction output and one up/ down pulse output). The pulse output PV coordinate system can also be specified in the PC Setup as either relative or absolute.
There are two pulse output modes: Independent mode, in which outputs are stopped at a preset amount of pulses, and continuous mode, in which outputs are stopped by an instruction.

Note To use pulse outputs, it is necessary to use a CPU Unit with transistor outputs, i.e., either a CPM2A- $\square \square$ CDT-D or CPM2A- $\square \square$ CDT1-D.

The following diagram shows the configuration for a CPM2A, but the configuration for a CPM2C is identical.


Pulse outputs


|  | Item | Single-phase pulse outputs | Variable duty ratio pulse | Single | phase pulse acceleratio | tputs wi deceler | trapezoidal ion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | without accel/decel | outputs | Pulse | + direction utputs | Up/ | own pulse utputs |
| Executio | instructions | $\begin{aligned} & \hline \text { PULS(65) and } \\ & \text { SPED(64) } \end{aligned}$ | PWM(-) | PULS(6) | and ACC(-) |  |  |
| Output number | 01000 | Pulse output 0 (See note 1.) | Pulse output 0 (See note 1.) | Pulse output 0 | Pulse output | Pulse output 0 | CW pulse output |
|  | 01001 | Pulse output 1 (See note 1.) | Pulse output 1 (See note 1.) |  | Direction output |  | CCW pulse output |
| Output fr | quency range | 10 Hz to 10 kHz | 0.1 to 999.9 Hz | 10 Hz to | 10 kHz | 10 Hz to | 10 kHz |
|  | Pitch | 10 Hz | 0.1 Hz | 10 Hz |  | 10 Hz |  |
| Up/down | Pequency pitch | --- | --- | 10 Hz | e note 2.) | 10 Hz | note 2.) |
| Start spe | d pitch | --- | --- | 10 Hz |  | 10 Hz |  |
| Output m |  | Continuous, Independent | Continuous | Continu Indepen |  | Continuo Independ |  |
|  | Number of pulses | 1 to 16777215 | --- | $\pm 1$ to 167 | 77215 | $\pm 1$ to 167 | 77215 |
| Duty ratio | (See note 3.) | 50\% | 0 to 100\% | 50\% |  | 50\% |  |
| Control method | Movement specification | Yes | No | Yes |  | Yes |  |
|  | Accel/decel specification | No | No | Yes |  | Yes |  |
|  | Start speed specification | No | No | Yes |  | Yes |  |
|  | Duty specification | No | Yes | No |  | No |  |

Note 1. With single-phase pulse outputs, pulse outputs 0 and 1 can each be output independently.
2. Pulse outputs can be accelerated or decelerated in units of 10 Hz every 10 ms .
3. Actual pulses are affected by the transistor output's ON response time ( $20 \mu \mathrm{~s}$ max.) and OFF response time ( $40 \mu \mathrm{~s}$ max.).

The following table shows the relationships between the high-speed counter and the CPM2A/CPM2C's other functions.

|  | Interval timer interrupts |
| :--- | :--- |
| Synchronized pulse control | Cannot be used simultaneously. |
| Interrupt inputs | Can be used simultaneously. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | Can be used simultaneously. |
| Interrupt inputs (counter mode) | Can be used simultaneously. |
| Pulse outputs | See note. |
| Quick-response inputs | Can be used simultaneously. |
| Input time constant | Can be used simultaneously. |
| Clock | Can be used simultaneously. |

Note The number of simultaneous outputs varies according to the type of pulse output, as shown in the following table.

| Combination |  | Single-phase pulse output |  | Pulse + direction <br> output | Up/down pulse <br> output |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Fixed duty ratio | Variable duty ratio |  |  |  |
| Single-phase <br> pulse output | Fixed duty <br> ratio | Can use two points <br> simultaneously <br> (independently). | Can use one point at a <br> time (independently). | Cannot be used. | Cand |
|  | Variable <br> duty ratio | Can use one point at a <br> time (independently). | Can use two points <br> simultaneously <br> (independently). | Cannot be used. | Cannot be used. |
| Pulse + direction output | Cannot be used. | Cannot be used. | Cannot be used. | Cannot be used. |  |
| Up/down pulse output | Cannot be used. | Cannot be used. | Cannot be used. | Cannot be used. |  |

## Types of Pulse Outputs

Up to two points can be output simultaneously with only single-phase pulse outputs, so two-point output is possible when fixed duty ratio and variable duty ratio are used in combination.

Outputs are possible for only one point at a time with pulse + direction outputs and up/down pulse outputs, so no other pulses can be output.

There are three types of pulse outputs: Single-phase pulse outputs without acceleration and deceleration, variable duty ratio pulse outputs, and single-phase pulse outputs with trapezoidal acceleration and deceleration.

## Single-phase Pulse Outputs Without Acceleration and Deceleration

- Frequency: $\quad 10 \mathrm{~Hz}$ to 10 kHz (Set in units of 10 Hz .)
- Output destination: Output number 01000 (Word 010, bit 00) Output number 01001 (Word 010, bit 01) (Pulses can be output simultaneously and independently from two points.
- Output mode: Continuous or Independent
- Number of pulses: 1 to 16,777,215
- Instructions:

PULS(65) and SPED(64)

- With PULS(65), the number of pulses is set for each point (in independent mode only).
- With $\operatorname{SPED}(64)$, the output mode and target frequency are set for each point, and pulses are output.

Instruction execution: PULS(65) + SPED(64) (Independent mode)
Independent mode


The output is stopped automatically when the set number of pulses has been output.

Continuous mode


## Variable Duty Ratio Pulse Outputs

- Duty ratio: $0 \%$ to $100 \%$ (Set in units of $1 \%$.)
- Frequency: $\quad 0.1$ to 999.9 Hz (Set in units of 0.1 Hz .)
- Output destination: Output number 01000 (Word 010, bit 00)

Output number 01001 (Word 010, bit 01)
(Pulses can be output simultaneously and independently from two points.)

- Output mode: Continuous
- Instruction:

PWM(一)
With PWM(-), pulses are output with a variable duty ratio.


## Single-phase Pulse Outputs With Trapezoidal Acceleration/Deceleration

- Frequency: $\quad 10 \mathrm{~Hz}$ to 10 kHz (Set in units of 10 Hz .)
- Acceleration/deceleration rate: $10 \mathrm{~Hz} / 10 \mathrm{~ms}$ to $10 \mathrm{kHz} / 10 \mathrm{~ms}$ (Set in units of 10 Hz .)


## Pulse + Direction Outputs

- For CW Output:

Output number 01001 (Word 010, bit 01) turned OFF. Pulses output from output number 01000 (Word 010, bit 00).

- For CCW Output:

Output number 01001 (Word 010, bit 01) turned ON.
Pulses output from output number 01000 (Word 010, bit 00).


## Up/Down Pulse Outputs

- For CW output:

Pulses output from output number 01000 (Word 010, bit 00).

- For CCW output:

Pulses output from output number 01001 (Word 010, bit 01).


- Output mode: Continuous and Independent
- Number of pulses: 1 to $16,777,215$
- Instructions: PULS(65) and ACC(一)
- With PULS(65), the number of pulses is set (in independent mode only).
- With ACC(一), the output mode, starting frequency, target frequency, and acceleration/deceleration rate are set, and the pulse outputs are started. From when the pulse outputs are started until they are stopped, they are controlled at a constant-ratio frequency change.


## Independent Mode



## Continuous Mode



## 2-5-1 Using Single-phase Pulse Outputs Without Acceleration and Deceleration (Fixed Duty Ratio)



Pulse output number 0 or 1

Output numbers: 01000 and 01001

PV coordinate system for pulse output numbers 0 and 1

PULS(65): For setting the number of output pulses. SPED(64): For pulse output control without acceleration and deceleration. $\mathrm{INI}(61)$ : For stopping pulse outputs and changing the pulse output PV.
PRV(62): For reading the pulse output PV and status.

## Single-phase Pulse Outputs



## Selecting the Pulse Output Number

Select either pulse number 0 or 1 .

| Output number | Pulse output number |
| :--- | :--- |
| 01000 | 0 |
| 01001 | 1 |

Wiring the Outputs
Wire the CPM2A outputs as shown in the following illustration. (Pulses can be output independently from pulse outputs 0 and 1.)


Wire the CPM2C outputs as shown in the following illustration. (Pulses can be output independently from pulse outputs 0 and 1.)

Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


## PC Setup

## Ladder Diagram Programming

Make the following settings in the PC Setup.

| Word | Bits | Function |  | Setting |
| :---: | :--- | :--- | :--- | :--- |
| DM 6629 | 00 to 03 | Pulse 0 PV coordinate <br> system | 0: Relative coordinate <br> system <br> 1: Absolute coordinate <br> system | Either 0 or <br> 1 |
|  | 04 to 07 | Pulse 1 PV coordinate <br> system | 00: Do not use. <br> 01: Use as high-speed <br> counter <br> 02: Use as <br> setting | Either 00 or <br> synchronized pulse <br> control (10 to 500 Hz). <br> 03: Use as <br> synchronized pulse <br> control (20 Hz to 1 <br> kHz). |
|  | 08 to 15 |  |  |  |

If absolute pulses are specified with PULS(65), be sure to set the absolute coordinate system (1).
Synchronized pulse control cannot be used simultaneously.
The settings will go into effect when the mode is changed (from PROGRAM to MONITOR/RUN) or when the power supply is turned ON to the PC.

The following table shows the instruction operations related to pulse outputs without acceleration and deceleration (fixed duty ratio).

| Instruction | Control | Operation |
| :---: | :--- | :--- |
| (@)PULS(65) | Set number of pulses | Sets the number of pulses to be output <br> in independent mode. |
|  | Set frequency and start <br> pulse outputs | Sets the frequency for outputs in the <br> independent mode or continuous mode, <br> and starts the pulse outputs. |
|  | Change frequency | Changes the frequency for outputs in <br> the independent mode or continuous <br> mode. |
|  | Stop pulse outputs | Stops the pulse outputs (by changing <br> the speed to a frequency of 0 Hz). |
| (@)INI(61) | Stop pulse outputs | Stops the pulse outputs. |
|  | Change pulse output PV | Changes the pulse output PV. |
| (@)PRV(62) | Read pulse output PV | Reads the pulse output PV. |
|  | Read pulse output status | Reads the pulse output status. |

The following table shows which instructions can be executed during pulse outputs without acceleration and deceleration.

|  | PULS(65) | SPED(64) | INI(61) | PRV(62) | ACC(一) | PWM(一-) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Continuous mode | No | Yes (See note 2.) | Yes (See note 1.) | Yes | No | No |
| Independent mode | No | Yes (See note 2.) | Yes (See note 1.) | Yes | No | No |

Note 1. This instruction can be executed only while pulse outputs are stopped. The PV cannot be changed while pulses are being output. If the PV needs to be changed, be sure to stop the pulse output first.
2. This instruction can be used only for changing the frequency and stopping the pulse output. It cannot be used for switching between independent mode and continuous mode.

The following table shows the words and bits related to pulse outputs without acceleration and deceleration (fixed duty ratio).

| Word | Bits | Name | Contents |
| :---: | :---: | :---: | :---: |
| 228 | 00 to 15 | Pulse output PV 0, rightmost 4 digits | Cannot be used as work bits even when not used as pulse outputs. |
| 229 | 00 to 15 | Pulse output PV 0, leftmost 4 digits |  |
| 230 | 00 to 15 | Pulse output PV 1, rightmost 4 digits |  |
| 231 | 00 to 15 | Pulse output PV 1, leftmost 4 digits |  |
| 252 | 04 | Pulse output 0 PV reset | Clears PV 0 when ON. |
|  | 05 | Pulse output 1 PV reset | Clears PV 1 when ON. |
| AR 11 | 12 | Pulse output 0 PV overflow/underflow | ON: Occurred OFF: Normal |
|  | 13 | Number of pulses set for pulse output 0 | ON: Set (by PULS(65)) OFF: Not set |
|  | 14 | Pulse output completed for pulse output 0 | ON: Completed (by SPED(64)) <br> OFF: Not completed |
|  | 15 | Pulse output in progress for pulse output 0 | ON: In progress (by SPED(64)) OFF: Stopped |
| AR 12 | 12 | Pulse output 1 PV overflow/underflow | ON: Occurred OFF: Normal |
|  | 13 | Number of pulses set for pulse output 1 | ON: Set (by PULS(65)) OFF: Not set |
|  | 14 | Pulse output completed for pulse output 1 | ON: Completed (by SPED(64)) <br> OFF: Not completed |
|  | 15 | Pulse output in progress for pulse output 0 | ON: In progress (by SPED(64)) OFF: Stopped |

## Set Number of Pulses

Specify the number of pulses to be output in independent mode.


Type of Pulse Output
000: $\quad$ Relative pulses (SV for number of pulses = Number of pulses moved)
001: Absolute pulses (SV for number of pulses = The next PV on the absolute coordinate system, i.e., the pulse output PV + number of pulses moved)*
*Absolute pulses can only be specified by PULS(65) when the PV coordinate system in the PC Setup is set for an absolute coordinate system.

## Set Frequency and Start Pulse Outputs Change Frequency

These functions set the pulse output number, the output mode, and the frequen-
$c y$, and begin pulse outputs. They can also be used to change the frequency if pulse outputs are already in progress.


Target frequency
Register the target frequency data to be set. \#0001 to \#1000 (4 digits BCD): 10 Hz to 10 kHz \#0000: Pulse output stopped

## Change Pulse Output PV

Resetting Pulse Output PV
This function changes the pulse output present value (PV). The PV can also be cleared by using SR 25204 and SR 25205.

| (@) \|NN(61) |  |
| :---: | :---: |
| P | Port specifier (000: Pulse output 0; 010: Pulse output 1) |
| 004 | Control designation (004: Change pulse output PV) |
| $\mathrm{C}_{2}$ | Beginning word for PV change data |


| $\mathrm{C}_{2}$ | Rightmost 4 digits | Change PV data (Rightmost, leftmost digits) |
| :--- | :--- | :--- |
| $\mathrm{C}_{2}+1$ | Leftmost 4 digits | Register the PV data to be changed. |

$96,777,215$ to $16,777,215$
Negative numbers are expressed by turning ON the leftmost bit.

The pulse output PV can only be changed or reset while pulse outputs are stopped. Check to be sure that the Pulse Output In Progress Flags (AR 1115 and AR 1215) have been turned OFF.

## Stop Pulse Outputs

This function stops the pulse outputs.

## Using SPED(64)



## Using INI(61)



Besides executing the instructions shown above, it is also possible to stop pulse outputs by stopping operation (PROGRAM mode).

## Read Pulse Output PV

This function reads the pulse output PV.

## Using an Instruction



## Using Data Areas

As shown in the following illustration, the pulse output PV for pulse output 0 is stored in words 228 and 229, and the pulse output PV for pulse output 1 is stored in words 230 and 231.

Pulse Output 0


Words 228 to 231 are refreshed with every scan, so there may be a discrepancy from the exact PV at any given time.
Words 228 to 231 cannot be used as work words even when pulse outputs are not being used.
When the PV is read by executing PRV(62), words 228 to 231 are refreshed with the same timing.

## Read Pulse Output Status

This function reads the pulse output status.

## Using an Instruction

| (@)PRV(62) |  |
| :---: | :---: |
| P | Port specifier (000: Pulse output 0; 010: Pulse output 1) Control designation (001: Read pulse output status) Word for storing pulse output status |
| 001 |  |
| D |  |



## Using Data Areas

As shown in the following illustration, the pulse output status for pulse output 0 is stored in AR 11, and the pulse output status for pulse output 1 is stored in AR 12.


Note The flags in AR 11 and AR 12 are refreshed once each cycle, so the values in these words may not reflect the actual status during each cycle, but the flags in AR 11 and AR 12 are refreshed when the status is read with $\operatorname{PRV}(62)$.

Relationship Between Status and Operation Independent Mode (Without Acceleration and Deceleration)


## Continuous Mode



## Stopping Output in Independent Mode (Without Acceleration and Deceleration)



## Application Examples

## Positioning

## Explanation

In this example, when the execution condition (00005) turns ON, 100 pulses are output from output 01000 (pulse output 0 ) at a frequency of 60 Hz .

Frequency


Execution condition (00005) $\qquad$

## Wiring

Wire the CPM2A to the motor driver as shown in the following illustration.


Wire the CPM2C to the motor driver as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


## PC Setup

DM 6629 | 15 |  |  |  |
| :--- | :--- | :--- | :--- |
|  |  |  | 0 |

DM 6642 | 0 | 0 |  |  |
| :--- | :--- | :--- | :--- | Set for other than synchronized pulse control.

(Set to $01 \square \square$ when using the high-speed counter.)

## Programming



## JOG Operation

## Explanation

In this example, when the execution condition (00005) turns ON, JOG pulses are output at a frequency of 100 Hz from either output 01000 (pulse output 0 ) or output 01001 (pulse output 1). When the execution condition (00005) turns OFF, the output is stopped. Switching between output 01000 (pulse output 0 ) and output 01001 (pulse output 1) is performed by means of the direction designator (00006).


## Wiring

Wire the CPM2A to the motor driver as shown in the following illustration.


Wire the CPM2C to the motor driver as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Note Refer to page operation manual for details on wiring outputs.
PC Setup


DM 6642 | 0 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | Set for other than synchronized pulse control.

(Set to 01 $\square \square$ when using the high-speed counter.)

## Programming



## 2-5-2 Using Pulse Outputs With Variable Duty Ratio



Pulse output number 0 or 1

Output numbers: 01000 and 01001

PWM(一): For setting the frequency and duty ratio.
INI(61): For stopping pulse outputs.
PRV(62): For reading the pulse output status.

## Pulse Outputs With Variable Duty Ratio



## Selecting the Pulse Output Number

## Wiring the Outputs

Select either pulse output 0 or 1 .

| Output number | Pulse output number |
| :--- | :--- |
| 01000 | 0 |
| 01001 | 1 |

Wire the CPM2A outputs as shown in the following illustration. (Pulses can be output independently from pulse outputs 0 and 1.)


Wire the CPM2C outputs as shown in the following illustration. (Pulses can be output independently from pulse outputs 0 and 1.)

Note The following examples are for Fujitsu－compatible connectors．Output bit ad－ dresses and connector pin numbers depend on the models．Refer to the CPM2C Operation Manual（W356）or the CPM2C－S Operation Manual（W377）for de－ tails．

|  | Output connector |  | above note．） |
| :---: | :---: | :---: | :---: |
| 01000：Pulse output 0 （single－phase output） <br> 01001：Pulse output 1 （single－phase output） |  <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 <br> 8 <br> 9 <br> 10 <br> 11 <br> 12 | B <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 <br> 8 <br> 9 <br> 10 <br> 11 <br> 12 |  |

PC Setup

Ladder Diagram Programming

Make the following settings in the PC Setup．

| Word | Bits | Function |  |  |
| :---: | :--- | :--- | :--- | :---: |
| DM 6642 | 08 to 15 | High－speed <br> counter <br> setting | 00：Do not use． <br> 01：Use as high－speed counter <br> 02：Use as synchronized pulse <br> control（10 to 500 Hz）． <br> 03：Use as synchronized pulse <br> control（20 Hz to 1 kHz）． <br> 04：Use as synchronized pulse <br> control（300 Hz to 20 kHz）． |  |
|  |  |  |  |  |

Synchronized pulse control cannot be used simultaneously．
The settings will go into effect when the mode is changed（from PROGRAM to MONITOR／RUN）or when the power supply is turned ON to the PC．
The following table shows the instruction operations related to pulse outputs with variable duty ratio．

| Instruction | Control | Operation |
| :--- | :--- | :--- |
| （＠）PWM（一） | Pulse output with <br> variable duty ratio | Sets the frequency and duty ratio and <br> starts the pulse outputs． |
|  | Change duty ratio | Changes the duty ratio during pulse <br> while pulse outputs with variable duty <br> ratio are already in progress． |
| （＠）INI（61） | Stop pulse outputs | Stops the pulse outputs． |
| （＠）PRV（62） | Read pulse output status | Reads the pulse output status（during <br> pulse outputs）． |

The following table shows which instructions can be executed during pulse out－ puts without acceleration and deceleration．

| PULS（65） | SPED（64） | INI（61） | PRV（62） | ACC（一） | PWM（一） |
| :--- | :--- | :---: | :--- | :--- | :---: |
| No | No | Yes（See note 1．） | Yes | No | Yes（See note 2．） |

Note 1．This instruction can be used only for stopping pulse outputs．
2．This instruction can be used only for changing the duty ratio．The frequency cannot be changed while pulses are being output．If the frequency needs to be changed，be sure to stop the pulse output first．

The following table shows the words and bits related to pulse outputs with variable duty ratio.

| Word | Bit | Name | Contents |
| :---: | :--- | :--- | :--- |
| AR 11 | 15 | Pulse output in progress <br> for pulse output 0 | ON: In progress (by SPED(64), <br> ACC( -), or PWM(-)) <br> OFF: Stopped |
| AR 12 | 15 | Pulse output in progress <br> for pulse output 1 | ON: In progress (by SPED(64), <br> ACC(-), or PWM(-)) <br> OFF: Stopped |

## Pulse Output With Variable Duty Ratio

## Change Duty Ratio

These functions set the position for outputting pulses (01000, 01001), the frequency, and the duty ratio, and start the pulse outputs. By changing the duty ratio setting and executing $\mathrm{PWM}(-)$ again, it is also possible to change the duty ratio while pulse outputs with variable duty ratio are already in progress.

$\square$ Target frequency

Register the target frequency to be set.
\#0001 to \#9999 (4 digits BCD): 0.1 Hz to 999.9 Hz
$\square$ Duty ratio
Register the duty ratio to be set.
\#0000 to \#0100 (4 digits BCD): 0\% to 100\%
The pulse frequency cannot be changed while pulses are being output.

## Stop Pulse Outputs

This function stops pulse outputs.

| (@) IN (61) | Port specifier (000: Pulse output 0; 010: Pulse output 1) <br> Control designation (003: Stop pulse outputs) <br> Fixed: 000 |
| :---: | :---: |
| P |  |
| 003 |  |
| 000 |  |

Note The pulse outputs can also be stopped by switching the PC to PROGRAM mode.

Read Pulse Output Status
This function reads the pulse output status.

## Using an Instruction

| (@)PRV(62) |  |
| :---: | :---: |
| P | Port specifier (000: Pulse output 0; 010: Pulse output 1) Control designation (001: Read pulse output status) Beginning word for storing pulse output status |
| 001 |  |
| D |  |



## Using Data Areas

As shown in the following illustration, the pulse output status for pulse output 0 is stored in AR 1115, and the pulse output status for pulse output 1 is stored in AR 1215.


0: Stopped
1: Output in progress
Note AR 1115 and AR 1215 are refreshed once each cycle, so the values in these words may not reflect the actual status during each cycle, but AR 1115 and AR 1215 are refreshed when the status is read with $\operatorname{PRV}(62)$.

## Relationship Between Status and Operation

## Continuous Mode (Pulse Output With Variable Duty Ratio)



Set number of pulses

## Application Example

## Explanation

In this example, when the execution condition (00005) turns ON, variable duty pulses are output from output 01000 (pulse output 0) at a frequency of 100 Hz . The duty ratio at this time can be changed with the thumbwheel switch 0.

## Wiring

Wire the CPM2A to the motor driver and thumbwheel switch as shown in the following illustration.


Wire the CPM2C to the motor driver and thumbwheel switch as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. I/O bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Note Refer to the operation manual for details on wiring.

## PC Setup



High-speed counter not used.
(Set for other than synchronized pulse control.)

## Programming (CPM2A Example)



## Programming (CPM2C Example)



## 2-5-3 Using Pulse Outputs With Trapezoidal Acceleration and Deceleration



Pulse + direction output or up/down pulse output

Pulse output number 0

Output numbers: 01000 and 01001

PV coordinate system for pulse output number 0

Pulse Outputs With Trapezoidal Acceleration and Deceleration


## Selecting the Direction Control Method

Select the pulse output direction control method according to the type of signal used.

Pulse + Direction Outputs
$\square$
01000 ■ L 01000 $\qquad$ Up/down Pulse Outputs $\checkmark$ ப ப $\ulcorner$ 01001 $\qquad$ $\checkmark$ ᄂ . $\square$

Select pulse output 0 .

| Output number | Pulse output number |
| :--- | :--- |
| 01000 | 0 |
| 01001 |  |

Wire the CPM2A outputs as shown in the following illustration.


Up/down Pulse Outputs


Wire the CPM2C outputs as shown in the following illustration.
Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Up/down Pulse Outputs


## PC Setup

## Ladder Diagram Programming

Make the following settings in the PC Setup．

| Word | Bits | Function |  |  |
| :---: | :--- | :--- | :--- | :---: |
| DM 6629 | 00 to 03 | Pulse 0 PV <br> coordinate <br> system | 0：Relative coordinate system <br> 1：Absolute coordinate system | Either 0 or 1 |
| DM 6642 | 08 to 15 | High－speed <br> counter <br> setting | 00：Do not use． <br> 01：Use as high－speed counter <br> 02：Use as synchronized pulse <br> control（10 to 500 Hz）． <br> 03：Use as synchronized pulse <br> control（20 Hz to 1 kHz）． <br> 04：Use as synchronized pulse <br> control（300 Hz to 20 kHz）． | Either 00 or <br> 01 |

If absolute pulses are specified with PULS（65），be sure to set the absolute coor－ dinate system（1）．
Synchronized pulse control cannot be used simultaneously．
The settings will go into effect when the mode is changed（from PROGRAM to MONITOR／RUN）or when the power supply is turned ON to the PC．

The following table shows the instruction operations related to pulse outputs with trapezoidal acceleration and deceleration（fixed duty ratio）．

| Instruction | Control | Operation |
| :--- | :--- | :--- |
| （＠）PULS（65） | Set number of pulses | Sets the number of pulses to be output <br> in independent mode． |
|  | Set frequency and start <br> pulse outputs | Sets the target frequency，starting <br> frequency，and acceleration／deceleration <br> rate for outputs in independent mode or <br> continuous mode，and starts the pulse <br> outputs． |
|  | Change frequency | Changes the frequency during pulse <br> output in continuous mode by <br> accelerating or decelerating according <br> to the specified <br> acceleration／deceleration rate． |
|  | Stop pulse outputs | Decelerates pulse outputs to a stop <br> according to the specified <br> acceleration／deceleration rate． |
|  | Stop（decelerate stop） <br> pulse outputs | Stops the pulse outputs． |
|  | Change pulse output PV | Changes the pulse output PV． |
| （＠）PRV（62） | Read pulse output PV | Reads the pulse output PV． |
|  | Read pulse output status | Reads the pulse output status． |

The following table shows which instructions can be executed during pulse out－ puts with trapezoidal acceleration and deceleration．

|  | PULS（65） | SPED（64） | INI（61） | PRV（62） | ACC（一） | PWM（一） |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Continuous mode | No | No | Yes（See note 1．） | Yes | No | No |
| Independent mode | No | No | Yes（See note 1．） | Yes | Yes（See note 2．） | No |

Note 1．This instruction can be executed only while pulse outputs are stopped．The PV cannot be changed while pulses are being output．If the PV needs to be changed，be sure to stop the pulse output first．
2．This instruction can be used only for changing the frequency and stopping the pulse output．It cannot be used for switching between independent mode and continuous mode．Moreover，ACC（－）cannot be received during acceleration or deceleration．

The following table shows the words and bits related to pulse outputs with trapezoidal acceleration and deceleration (fixed duty ratio).

| Word | Bits | Name | Contents |
| :--- | :--- | :--- | :--- |
| 228 | 00 to 15 | Pulse output PV 0, rightmost 4 digits | Cannot be used as <br> work bits even when <br> not used as pulse <br> outputs. |
| 229 | 00 to 15 | Pulse output PV 0, leftmost 4 digits | Clears PV 0 when ON. |
| 252 | 04 | Pulse output 0 PV reset | ON: Accelerating or <br> decelerating <br> OFF: Constant speed |
| AR 11 | 11 | Pulse output status for pulse output 0 | Pulse output 0 PV overflow/underflow |
|  | 12 | ON: Occurred <br> OFF: Normal |  |
|  | 13 | Number of pulses set for pulse output 0 | ON: Set <br> OFF: Not set |
|  | 14 | Pulse output completed for pulse <br> output 0 | ON: Completed <br> OFF: Not completed |
|  | 15 | Pulse output in progress for pulse <br> output 0 | ON: In progress (by <br> SPED(64), ACC(一), <br> or PWM(- ) ) <br> OFF: Stopped |

## Set Number of Pulses

Specify the number of pulses to be output in independent mode.


Negative numbers are expressed by turning ON the leftmost bit.
Type of Pulse Output
000: $\quad$ Relative pulses (SV for number of pulses = Number of pulses moved)
001: Absolute pulses (SV for number of pulses = The next PV on the absolute coordinate system, i.e., the pulse output PV + number of pulses moved)*
*Absolute pulses can only be specified by PULS(65) when the PV coordinate system in the PC Setup is set for an absolute coordinate system.

## Set Frequency and Start Pulse Outputs <br> Change Frequency

These functions set the output mode, the target frequency, the starting frequency , and the acceleration/deceleration rate, and they begin pulse outputs. They can also be used to change the frequency, by accelerating or decelerating at the specified acceleration/deceleration rate, if pulse outputs are already in progress in continuous mode.

## Setting the Frequencies, Acceleration/Deceleration, and Starting Pulse Outputs in Independent Mode

| (@)ACC(-) |  |
| :---: | :---: |
| 000 Fixed at 000: Pulse output 0 |  |
| M | Output mode designation |
| Beginning word of settings table |  |
| M O | Output mode |
| Specify the output mode. |  |
| 000: Up/down pulse outputs, independent mode |  |
| 002: Pulse + direction outputs, independent mode |  |
| T A | Acceleration/deceleration rate (\#0001 to \#1000 BCD: 10 Hz to 10 kHz ) |
| $\mathrm{T}+1$ | arget frequency (\#0001 to \#1000 BCD: 10 Hz to 10 kHz ) |
| $\mathrm{T}+2 \mathrm{~S}$ | Starting frequency (\#0000 to \#1000 BCD: 0 to 10 kHz ) |

Register the data for each frequency.
The acceleration/deceleration rate is the increase or decrease in the frequency every 10 ms .
Pulse output frequency
Target
Srequency
frequency
OHz
In independent mode, the acceleration and deceleration
points are determined from the number of pulses, the
acceleration/deceleration rate, the target frequency, and
the starting frequency.

## Setting the Frequency and Acceleration/Deceleration, Starting Pulse Outputs, and Changing the Frequency in Continuous Mode

| (@)ACC(-) |  |
| :---: | :---: |
| 000 Fixed at 000: Pulse output 0 |  |
| M | Output mode designation |
| Beginning word of settings table |  |
| M | Output mode |
|  | Specify the output mode. |
|  | 010: Up/down pulse output, CW, continuous mode |
|  | 011: Up/down pulse output, CCW, continuous mode |
|  | 012: Pulse + direction output, CW, continuous mode |
|  | 013: Pulse + direction output, CCW, continuous mode |
| T | Acceleration/deceleration rate (\#0001 to \#1000 BCD: 10 Hz to 10 kHz ) |
| T+1 | Target frequency (\#0001 to \#1000 BCD: 10 Hz to 10 kHz ) |
| T+2 | Starting frequency (\#0000 to \#1000 BCD: 0 to 10 kHz ) |
| Register the data for each frequency. <br> The acceleration/deceleration rate is the increase or decrease in the frequency every 10 ms . |  |



## Change Pulse Output PV

This function changes the pulse output PV.


Fixed at 000: Pulse output 0
Control designation (004: Change pulse output PV)
Beginning word for PV change data

| $\mathrm{C}_{2}$ | Rightmost 4 digits |
| :---: | :---: |
| $\mathrm{C}_{2}+1$ | Leftmost 4 digits |

Change PV data (Rightmost, leftmost digits)
Register the PV data to be changed.
96,777,215 to 16,777,215
Negative numbers are expressed by turning ON the leftmost bit.

Note The pulse output PV can be changed only while the pulse output is stopped.

## Stop Pulse Outputs,

Decelerate and Stop Pulse Outputs
These functions stop the pulse outputs.
Stop Pulse Outputs

| (@) $\mathrm{INI}(61)$ |  |
| :---: | :---: |
| 000 | Fixed at 000: Pulse output 0 |
| 003 | Control designation (003: Stop pulse outputs) |
| 000 | Fixed at 000 |

## Decelerate Stop Pulse Outputs

| (@) $\mathrm{ACC}(-)$ | Fixed at 000: Port specifier Mode designation |
| :---: | :---: |
| 000 |  |
| 000 |  |
| T | Beginning word of settings table |


| T | Acceleration/deceleration rate (\#0001 to \#1000 BCD: 10 Hz to 10 kHz ) |
| :---: | :--- | :--- |
| $\mathrm{T}+1$ | Target frequency (\#0000 to \#1000 BCD: 0 Hz to 10 kHz ) |
| $\mathrm{T}+2$ | Starting frequency (\#0000 to \#1000 BCD: 0 to 10 kHz ) |

Register the data for each frequency.
The acceleration/deceleration rate is the increase or decrease in the frequency every 10 ms .

Note The pulse outputs can also be stopped by switching the PC to PROGRAM mode.

## Read Pulse Output PV

This function reads the pulse output PV.

## Using an Instruction

| (@)PRV(62) |
| ---: |
| 000 |
| 003 |
| D |

Fixed at 000: Pulse output 0
Control designation (003: Read pulse output PV)
Beginning word for storing pulse output PV

| D | Rightmost 4 digits | Pulse output PV (rightmost, leftmost digits) |
| :---: | :---: | :---: |
| D+1 | Leftmost 4 digits | The PV data that is read is stored here. |

Negative numbers are expressed by turning ON the leftmost bit.

## Using Data Areas

As shown in the following illustration, the pulse output PV for pulse output 0 is stored in words 228 and 229.

Pulse Output 0

| Word 228 | PV (Rightmost) |
| :--- | :--- |
| Word 229 | PV (Leftmost) |

SR 228 and SR 229 are refreshed once each cycle, so the values in these words may not reflect the actual status during each cycle. SR 228 and SR 229 are refreshed immediately when their status is read with PRV(62).
SR 228 to SR 231 are refreshed with every scan, so there may be a discrepancy from the exact PV at any given time.

SR 228 to SR 231 cannot be used as work words even when pulse outputs are not being used.
When the PV is read by executing PRV(62), SR 228 to SR 231 are refreshed with the same timing.

## Read Pulse Output Status

This function reads the pulse output status.
Using an Instruction


## Using Data Areas

As shown in the following illustration, the pulse output status for pulse output 0 is stored in AR 1111 to AR 1115.


Note AR 1111 through AR 1115 are refreshed once each cycle, so the values of these flags may not reflect the actual status, but these flags are refreshed immediately when their status is read with $\operatorname{PRV}(62)$.

Relationship Between Status and Operation
Independent Mode with Acceleration and Deceleration


## Continuous Mode with Acceleration and Deceleration 1



## Continuous Mode with Acceleration and Deceleration 2



Set number of pulses $\qquad$

## Stopping Outputs in Continuous Mode with Acceleration and Deceleration 1



## Stopping Outputs in Continuous Mode with Acceleration and Deceleration 2



## Application Example

## Positioning

## Explanation

In this example, when the execution condition (00005) turns ON, 1000 pulses are output from output 01000 (pulse output 0 ) in a trapezoidal acceleration/deceleration pattern as shown in the following diagram.


Execution condition $\qquad$ $\square$ $\qquad$ (00005)

## Wiring

Wire the CPM2A to the motor driver as shown in the following illustration.


Wire the CPM2C to the motor driver as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Note Refer to the operation manual for details on wiring.

## PC Setup



## Programming



## Jogging

## Explanation

In this example, when the execution condition (00005) turns ON, JOG pulses are output at a frequency of 100 Hz from either output 01000 (CW direction) or output 01001 (CCW direction). When the execution condition (00005) turns OFF, the output is stopped. As shown in the following diagram, the JOG pulses are accelerated and decelerated at the start and stop of the operation. Switching between output 01000 (CW direction) and output 01001 (CCW direction) is performed by means of the direction designator (00006).


## Wiring

Wire the CPM2A to the motor driver as shown in the following illustration.


Wire the CPM2C to the motor driver as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. Output bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Note Refer to the operation manual for details on wiring.

## PC Setup

|  | 15 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DM 6629 |  |  | 0 | Sets the coordinate system for pulse output 0 as relative. |
| DM 6642 | 0 | 0 |  | High-speed counter not used. |

## Programming



## 2-6 CPM1A Pulse Output Functions

The CPM1A PCs with transistor outputs have a pulse output function capable of outputting a pulse of 20 Hz to 2 kHz (single-phase). Either IR 01000 or IR 01001 can be selected for pulse output, and the pulse output can be set to either the continuous mode, under which the output can be stopped by an instruction, or the independent mode, under which the output is stopped after a preset number of pulses ( 1 to $16,777,215$ ).

Refer to the CPM1A Operation Manual (W317) for details on hardware connections to output points and ports.

Pulses are output at the specified frequency until stopped.


Pulse output is stopped automatically when the specified number of pulses has been output.


Note 1. The CPM1A uses a single-phase pulse output. The control signal for the direction of rotation (CW/CCW) for the motor driver must be written in the program.
2. Be sure to use a CPU Unit with transistor outputs.

## 2-6-1 Programming Example in Continuous Mode

In this example program, pulse output begins from IR 01000 when input IR 00004 turns ON, and is stopped when input IR 00005 turns ON.
SPED(64) can be used to stop pulse output. When using SPED(64) for that purpose, specify \#0000 (constant or word contents) as the pulse frequency.


## 2-6-2 Programming Example in Independent Mode

In this example program, pulse output begins from IR 01000 when input IR 00004 turns ON, and is stopped after the specified number of pulses have been output. The pulse amount is set in DM 0100 and DM 0101.


## 2-6-3 Using Pulse Output Instructions

Setting the Number of Pulses

Before beginning pulse output using the independent mode use PULS(65) as shown below to set the number of pulses to be output. This setting is not required for the continuous mode.

| @PULS(65) |
| :---: |
| 000 |
| 000 |
| N |

In N , set the beginning word address of the words where the number of pulses is set. Store the number of pulses in words $N$ and $N+1$, in eight digits BCD, with the leftmost four digits in $\mathrm{N}+1$ and the rightmost four digits in N .
Make the setting within a range of 00000001 to 16777215 (BCD).

With SPED(64), set the bit location for pulse outputs (IR 01000 or IR 01001), the output mode (independent, continuous), and the pulse frequency to begin the pulse output.

| $@ \operatorname{SPED}(64)$ |
| :---: |
| P |
| M |
| F |

P(3 digits BCD)

M (3 digits BCD)

F (4 digits BCD)

000: Outputs to IR 01000
010: Outputs to IR 01001
000: Independent mode 001 Continuous mode
For the beginning pulse output frequency, specify a constant or word contents. The specified value and set frequency are as follows:

Specified value: 0002 to 0200
Set frequency: $\quad 20$ to $2,000 \mathrm{~Hz}$

Note 1. Pulses can be output from only one bit at a time.
2. When pulse output is begun in independent mode, the number of pulses is read when SPED(64) is executed. PULS(65) cannot be used to change the number of pulses while pulses are being output.

## 2-6-4 Changing the Frequency

To change the frequency during pulse output, change the frequency setting with SPED(64). At that time, set the operands other than the frequency to the same settings as at the beginning of pulse output.

| $@ \operatorname{SPED}(64)$ |
| :---: |
| P |
| M |
| F |

P (3 digits BCD)
M (3 digits BCD)
F (4 digits BCD)

Same as at beginning of pulse output. Same as at beginning of pulse output.
For the changed pulse output frequency, specify a constant or word contents. The specified value and set frequency are as follows:

Specified value: 0002 to 0200
Set frequency: $\quad 20$ to $2,000 \mathrm{~Hz}$

## 2-6-5 Stopping Pulse Output

When pulses are output in the independent mode, the pulse output will automatically stop after the number of pulses specified with PULS(65) has been output. When pulses are output in the continuous mode, either of the following two methods can be used to stop the pulse output.

1. Use SPED(64) to set the frequency to 0.
2. Use $\mathrm{INI}(61)$ to stop the pulse output.

Using SPED(64)
The first method is to use SPED(64) to stop the pulse output by setting the frequency to 0 . For details, refer to 2-6-4 Changing the Frequency.
Using INI(61)

| $@ \operatorname{INI}(61)$ |
| :---: |
| 000 |
| 003 |
| 000 |

## 2-7 Synchronized Pulse Control (CPM2A/CPM2C Only)

By combining the CPM2A/CPM2C's high-speed counter function with the pulse output function, the output pulse frequency can be controlled as a specified multiple of the input pulse frequency.
Note A CPU Unit with transistor outputs is required in order to use synchronized pulse control, i.e., either a CPM2A- $\square \square$ CDT-D or CPM2A- $\square \square$ CDT1-D.

The following diagram shows the configuration for a CPM2A, but the configuration for a CPM2C is identical.


| Item |  | Input mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Differential phase input mode | Pulse + direction input mode | Up/down pulse input mode | Increment mode |
| Input number | 00000 | Phase-A input | Count input | CW input | Count input |
|  | 00001 | Phase-B input | Direction input | CCW input | (See note 1.) |
| Input method |  | Differential phase input (4X) | Single-phase input | Single-phase input | Single-phase input |
| Input frequency range |  | $\begin{aligned} & 10 \text { to } 500 \mathrm{~Hz} \text { (accuracy } \pm 1 \mathrm{~Hz} \text { ) } \\ & 20 \mathrm{~Hz} \text { to } 1 \mathrm{kHz} \text { (accuracy } \pm 1 \mathrm{~Hz} \text { ) } \\ & 300 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \text { (accuracy } \pm 25 \mathrm{~Hz} \text { (See note 2.) } \\ & \hline \end{aligned}$ |  |  |  |
| Output <br> number (See <br> note 3.) <br>  | 01000 | Pulse output 0 |  |  |  |
|  | 01001 | Pulse output 1 |  |  |  |
| Output method |  | Single-phase output |  |  |  |
| Output frequency range |  | 10 Hz to 10 kHz (accuracy 10 Hz ) |  |  |  |
| Frequency ratio |  | $1 \%$ to 1,000\% (Can be specified in units of 1\%.) |  |  |  |
| Synchronized control cycle |  | 10 ms |  |  |  |
|  |  | 1. Can be used as 2. When 10 kHz or 3. Either can be sel | an ordinary input. | uracy is $\pm 10 \mathrm{~Hz}$. | INC(一). |

The directions of pulse inputs are all ignored. The frequency of a pulse that has been input is read, without regard to the direction.

The following table shows the relationships between synchronized pulse control and the CPM2A's other functions.

| Function | Synchronized pulse control |
| :--- | :--- |
| Synchronized pulse control | --- |
| Interrupt inputs | Can be used simultaneously. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | Cannot be used simultaneously. |
| Interrupt inputs (counter mode) | Can be used simultaneously. |
| Pulse outputs | Cannot be used simultaneously. |
| Quick-response inputs | Can be used simultaneously. |
| Input time constant | See note. |
| Clock | Can be used simultaneously. |

Note When inputs 00000 and 00001 are set for use as synchronized pulse control inputs, the input time constant settings for the affected inputs are disabled. The input time constants remain in effect, however, for the values for refreshing the relevant input data area.

The relationship between the pulse input frequency and the pulse output frequency is shown below.


The scaling factor control cycle is 10 ms , and the pulse output frequency is changed at intervals of 10 ms with respect to the pulse input frequency.


## Using Synchronized Pulse Control



Differential phase pulse input mode, pulse + direction input mode, up/down pulse input mode, increment mode

Input frequency: 10 Hz to $500 \mathrm{~Hz} ; 20 \mathrm{~Hz}$ to $1 \mathrm{kHz} ; 300 \mathrm{~Hz}$ to 20 kHz

Input numbers: 00000, 00001, and 0002 Output numbers: 01000 and 01001

Settings for synchronized pulse control: Input mode, input frequency

SYNC(-): For beginning synchronized pulse control and changing the scaling factor. $\mathrm{INI}(61)$ : For stopping synchronized pulse control.
PRV(62): For reading the high-speed counter frequency and the synchronized pulse control status.


## Selecting the Input Mode

## Selecting the Pulse

 Synchronization Input FrequencySelect the differential phase input mode, the pulse + direction input mode, the up/down pulse input mode, or the increment mode. These modes are explained below.

Select one of the following as the input frequency range: 10 Hz to $500 \mathrm{~Hz}, 20 \mathrm{~Hz}$ to 1 kHz , or 300 Hz to 20 kHz . For more information on input frequencies, refer to the following diagrams.

## Differential Phase Input Mode

In the differential phase input mode, the count is incremented or decremented according to two differential phase signals (phase A and phase B) with a multiplication factor of 4 .


## Pulse + Direction Input Mode

In the pulse + direction input mode, pulse signals and direction signals are input, and the count is incremented or decremented according to the direction signal status.


## Up/Down Pulse Input Mode

In the up/down pulse input mode, CW signals (up pulses) and CCW signals (down pulses) are input, and the count is incremented or decremented accordingly.


Increment Mode
In the increment mode, pulse signals are input and the count is incremented with each pulse. Phase-B inputs can be used as ordinary inputs.


## Wiring the Inputs

## Input Wiring

Wire the CPM2A inputs as shown in the following diagram.


Wire the CPM2C inputs as shown in the following diagram.
Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Up/Down Pulse Input Mode

| Input connector |
| :--- | :--- |
| B A |
| (See above note.) |




## Output Wiring

Wire the CPM2A outputs as shown in the following diagram.


Wire the CPM2C outputs as shown in the following diagram.

| Output connector |  |  | (See above note.) |
| :---: | :---: | :---: | :---: |
| 01000: Pulse output 0 <br> 01001: Pulse output 1 | A | B |  |
|  | 1 | 1 |  |
|  | 2 | 2 |  |
|  | 3 | 3 |  |
|  | 4 | 4 |  |
|  | 5 | 5 |  |
|  | 6 | 6 |  |
|  | 7 | 7 |  |
|  | 8 | 8 |  |
|  | 9 | 9 |  |
|  | 10 | 10 |  |
|  | 11 | 11 |  |
|  | 12 | 12 |  |

PC Setup

Ladder Diagram Programming

The settings in the PC Setup related to synchronized pulse control are listed in the following table.

| Word | Bits | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6642 | 00 to 03 | High-speed counter input mode setting  <br> 0: Differential phase input 5 kHz <br> 1: Pulse + direction input 20 kHz <br> 2: Up/down input 20 kHz <br> 4: Increment 20 kHz | $\begin{aligned} & 0,1,2, \text { or } \\ & 4 \end{aligned}$ |
|  | 04 to 07 | High-speed counter reset method setting <br> 0: Phase-Z signal + software reset <br> 1: Software reset | 0 or 1 |
|  | 08 to 15 | High-speed counter setting <br> 00: Do not use. <br> 01: Use as high-speed counter <br> 02: Use as synchronized pulse control ( 10 Hz to 500 Hz ) <br> 03: Use as synchronized pulse control ( 20 Hz to 1 kHz ) <br> 04: Use as synchronized pulse control ( 300 Hz to 20 kHz ) | 02, 03, 04 |

The settings will go into effect when the mode is changed (from PROGRAM to MONITOR/RUN) or when the power supply is turned ON to the PC.

The following table shows the instruction operations related to synchronized pulse control.

| Instruction | Control | Operation |
| :--- | :--- | :--- |
| (@)SYNC(一) | Start synchronized <br> control | Specifies the frequency scaling factor <br> and the output port, and outputs pulses. |
|  | Change frequency <br> scaling factor | Changes the frequency scaling factor <br> during pulse output. |
| (@)INI(61) | Stop synchronized <br> control | Stops the pulse outputs. |
| (@)PRV(62) | Read input frequency | Reads the input frequency. |
|  | Read synchronized <br> control status | Reads the synchronized control status. |

The following table shows the words and bits related to synchronized pulse control.

| Word | Bits | Name | Contents |
| :--- | :--- | :--- | :--- |
| 248 | 00 to 15 | Input frequency PV, rightmost digits | Reads the input <br> frequency PV. |
| 249 | 00 to 15 | Input frequency PV, leftmost digits | ON: Output in progress <br> OFF: Stopped |
| AR 11 | 15 | Pulse output in progress for pulse <br> output 0 | Pulse output in progress for pulse <br> output 1 |
| AR 12 | 15 |  |  |

## Start Frequency Control

This function specifies the bits for pulse outputs $(01000,01001)$ and the frequency scaling factor ( $1 \%$ to $1,000 \%$ ), and starts the pulse output.


Pulse input port designation (000: High-speed counter)
Pulse output port designation (000: Pulse output 0; 010: Pulse output 1)
Frequency scaling factor setting
Frequency scaling factor
Register the frequency scaling factor to be set.
\#0001 to \#1000 (4 digits BCD): 1 to 1,000\%
Note When using SYNC(-) to specify a frequency scaling factor, be careful to keep the pulse output frequency below 10 kHz .

## Change Frequency Scaling Factor

This function changes the frequency scaling factor during synchronized control (during pulse output) by specifying the bits for pulse outputs (01000, 01001) and the frequency scaling factor ( $1 \%$ to $1,000 \%$ ) and executing SYNC(-).

## Stop Synchronized Control

This function stops the pulse outputs.

| (@) INI(61) |  |
| :---: | :---: |
| 000 | Port specifier (000: High-speed counter) |
| 005 | Control designation (005: Stop synchronized control) |
| 000 | Fixed: 000 |

Note The pulse output can also be stopped by switching the PC to PROGRAM mode.

## Read Input Frequency

This function reads the input frequency PV.
Using an Instruction


00000000 to 00020000 ( 8 digits BCD)

## Using Data Areas

As shown in the following illustration, the input frequency is stored in words 248 and 249.

| Word 248 | Input frequency PV (Rightmost) |
| :--- | :--- |
|  | Word 249 | Input frequency PV (Leftmost)

Words 248 and 249 are refreshed with every scan, so there may be a discrepancy from the exact PV at any given time.

When the PV is read by executing PRV(62), words 248 and 249 are refreshed with the same timing.

## Read Synchronized Control Status

This function reads the synchronized control status.

## Using an Instruction



- Port specifier: 000

- Port specifier: 010



## Using Data Areas

As shown in the following illustration, the status of pulse output 0 is stored in AR 1115, and the status of pulse output 1 is stored in AR 1215.


AR 1115 and AR 1215 are refreshed once each cycle, so there may be a discrepancy from the exact PV at any given time.
When the PV is read by executing PRV(62), AR 1112 and AR 1212 are refreshed immediately.

## Relationship Between Status and Operation



## Application Example

## Explanation

In this example, when the execution condition (00005) turns ON, synchronized pulse control is started and pulses are output from output 01000 (pulse output 0) according to the pulses input by the high-speed counter. At this time, the frequency scaling factor can be changed by means of analog control 0 . When the execution condition (00005) turns OFF, synchronized pulse control is stopped.

## Wiring

Wire the CPM2A as shown in the following illustration.


Wire the CPM2C as shown in the following illustration. In this case, a CPU Unit with sinking transistor outputs is used.

Note The following examples are for Fujitsu-compatible connectors. I/O bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.


Note For details regarding motor driver wiring to outputs and rotary encoder wiring to inputs, refer to the CPM2A Operation Manual (W352)/CPM2C (W356) Operation Manual CPM2C-S Operation Manual (W377).
PC Setup


0 : Differential phase input
02: Use as pulse synchronization output.
Programming (Example for CPM2A)


Programming (Example for CPM2C)


## 2-8 Data Computation Standards

The degree of error and performance in pulse outputs and synchronized pulse control are described in this section.

## 2-8-1 Pulse Outputs

Delays in Frequency Changes

There will be a delay before a change in the frequency during pulse output is actually applied to the output, as shown below.


Maximum delay $(\mathrm{ms})=$ One period of the current pulse output $\div 2+10+$ instruction execution time
Frequency Error
There will be an error between the frequency of the output pulse and the set frequency of less than $\pm 1 \%$ due to internal processing error.

## 2-8-2 Synchronized Pulse Control

Delay in Start of Pulse Output

The following diagram shows the delay that will occur between starting synchronized pulse control and the start of actual pulse output.


Maximum delay $(\mathrm{ms})=$ One period of the pulse input $\times 2+16.25$
Delays in Frequency There will be a delay before a change in the frequency during pulse output is Changes actually applied to the output when performing synchronized pulse control, as shown below.


Maximum delay $(\mathrm{ms})=$ One period of the current pulse output $\div 2+10$

Delay in Stop of Pulse Output

The following diagram shows the delay that will occur between stopping synchronized pulse control $(0 \mathrm{~Hz})$ and the end of actual pulse output during synchronized pulse control.


Maximum delay $(\mathrm{ms})=$ Setting in DM 6642 (see below) + One period of the current pulse output $\div 2+10$

| Setting of <br> DM 6642 bits 08 to 15 | Frequency range | Delay |
| :--- | :--- | :--- |
| 02 | 10 to 500 Hz | 262 ms |
| 03 | 20 Hz to 1 kHz | 66 ms |
| 04 | 300 Hz to 20 kHz | 4 ms |

## Frequency Error

There will be an error between the frequencies of the input pulse and output pulse, as described below. The error consists of error in the input pulse frequency measurement and error in the output pulse frequency.

## Input Pulse Frequency Measurement Error

The error in measuring the frequency of the input pulse depends on the setting in DM 6642, as shown below. If a multiplication factor is specified for synchronized pulse control, the error given in the table must also be multiplied by the same factor.

| Setting of <br> DM 6642 bits 08 to 15 | Frequency range | Error |
| :--- | :--- | :--- |
| 02 | 10 to 500 Hz | $\pm 1 \mathrm{~Hz}$ |
| 03 | 20 Hz to 1 kHz | $\pm 1 \mathrm{~Hz}$ |
| 04 | 300 Hz to 20 kHz | $\pm 10 \mathrm{~Hz}$ |

## Output Pulse Frequency Error

There will be an error between the frequency of the output pulse and the set frequency of less than $\pm 1 \%$ due to internal processing error.

## Example

DM 6642 bits 08 to 15: 4 (frequency range: 300 Hz to 20 kHz )
Multiplication factor: $300 \%$
Input frequency: $\quad 1 \mathrm{kHz}$ (error: 0\%)
If synchronized pulse control is performed under the above conditions, there will be an error of $\pm 10 \mathrm{~Hz}$ in measuring the frequency range of the input pulse. The input frequency will thus be 990 to 1010 Hz . The multiplication factor of $300 \%$, however, would make this 2970 to 3030 Hz . There would also be an error of $\pm 1 \%$ in the frequency of the output pulse, so the output would be in the range 2940 to 3060 Hz .

## 2-9 Analog I/O Functions (CPM1/CPM1A/CPM2A/CPM2C Only)

One or more Analog I/O Units can be connected to the PC to provide analog I/O. One Analog I/O Unit allows 2 analog inputs and 1 analog output. Refer to 3-1 Analog I/O Units for details.

## 2-10 Temperature Sensor Input Functions (CPM1A/CPM2A/CPM2C Only)

Temperature Sensor Units can be added to directly input temperature sensor inputs into the PC. Temperature Sensor Units are available for either thermocouple or platinum resistance thermometer inputs.
For the CPM1A or CPM2A, up to three CPM1A-TS001/101 Temperature Sensor Units or one CPM1A-TS002/102 Temperature Sensor Unit can be connected. Up to 6 temperature inputs are possible for one PC.
For the CPM2C, up to four CPM2C-TS001/101 Temperature Sensor Units can be connected, enabling up to 8 temperature inputs for one PC. Up to three Units can be connected for the CPM2C-S.

## 2-11 CompoBus/S I/O Slave Functions (CPM1A/CPM2A/CPM2C Only)

The PC can function as a Slave to a CompoBus/S Master Unit (or SRM1 CompoBus/S Master Control Unit) when a CompoBus/S I/O Link Unit is connected. Refer to 3-3 CompoBus/S I/O Link Unit for details.

## 2-12 CompoBus/S I/O Master Functions (SRM1(-V2) and CPM2C-S Only)

Maximum Number of Nodes A maximum of either 16 or 32 CompoBus/S nodes may be connected.

| Communications mode | No. of nodes set | Communications response time |
| :--- | :--- | :--- |
| High-speed mode | 16 | 0.5 ms |
|  | 32 | 0.8 ms |
| Long-distance mode | 16 | 4.0 ms |
|  | 32 | 6.0 ms |

The communications mode and maximum number of nodes are set in the PC Setup, as shown in the following table.

| Word | Bit(s) | Function | Setting |
| :---: | :---: | :--- | :--- |
| DM 6603 | 00 to 03 | Maximum number of CompoBus/S nodes <br>  | $0: 32$ nodes <br> $1: 16$ nodes |
|  | 04 to 07 | or 1 |  |
|  |  | CompoBus/S communications mode <br> 0: High-speed communications <br> 1: Long-distance communications | 0 or 1 |
|  | 08 to 15 | Not used. |  |
|  | N | 00 |  |

Note When changes are made to these settings, always turn the power off and on again to make the new setting effective.

## Slave Interrupts

Input bits in IR 000 to IR 007 and output bits in IR 010 to IR 017 are used as interrupts for CompoBus/S I/O Terminals. The CompoBus/S I/O Terminal interrupts (IN 0 to 15 and OUT 0 to 15) are allocated as indicated in the following table. INO to IN15 are the node addresses for the Input Terminals and OUT0 to OUT15 are the node addresses for the Output Terminals.


Note 1. When the maximum number of CompoBus/S nodes is set to 16, IN8 to IN15 can be used as work bits.
2. CompoBus/S Terminals with less than 8 points are allocated bit addresses from either 0 or 8 .
3. CompoBus/S Terminals with 16 points can be set for only even number addresses.
4. Analog Terminals can be set for only even number addresses.

Status Flags
The communications status between CompoBus/S terminals is output through AR04 to AR07 Slave Add Flags and Slave Communications Error Flags.

| Word | Uppermost bits: Slave Communications Error Flags |  |  |  |  |  |  |  | Lower Bits: Slave Add Flags |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AR04 | $\begin{gathered} \text { OUT } \\ 7 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 6 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 5 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 4 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 3 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 2 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 1 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 0 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 7 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 6 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 5 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 4 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 3 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 2 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { OUT } \\ 0 \end{gathered}$ |
| AR05 | IN7 | IN6 | IN5 | IN4 | IN3 | IN2 | IN1 | INO | IN7 | IN6 | IN5 | IN4 | IN3 | IN2 | IN1 | INO |
| AR06 | $\begin{gathered} \text { OUT } \\ 15 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 14 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 13 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 12 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 11 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 10 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 9 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 8 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 15 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 14 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 13 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 12 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 11 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 10 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 9 \end{gathered}$ | $\begin{gathered} \text { OUT } \\ 8 \end{gathered}$ |
| AR07 | IN15 | IN14 | IN13 | IN12 | IN11 | IN10 | IN9 | IN8 | IN15 | IN14 | IN13 | IN12 | IN11 | IN10 | IN9 | IN8 |

Note 1. IN0 to IN15 are the input terminals and OUT0 to OUT15 are the output terminals.
2. When the maximum number of CompoBus/S units is set to 16 , IN8 to IN15 and OUT8 to OUT15 cannot be used.
3. The Slave Add Flag turns ON when a slave joins the communications. When the power to the CPU Unit is turned OFF and ON again all bits will turn OFF.
4. The Slave Communications Error Flag turns ON when a slave participating in the network is separated from the network. The bit will turn OFF when the slave re-enters the network.
5. For the SRM1, an error will not occur even if the same node address is allocated to more than one slave. Errors will also not occur when communications go down or communications errors, such as broken lines, occur. Set all node addresses very carefully and confirm slave operation by including a section of ladder program using the Status Flags. An example is shown below.

Example



If the addresses for Slave 1 and Slave 3 are the same, the Master will not be able to read input from Slave 3.
If a communications error is generated, the status of IR 00100 will be the same as before the error and so the change in the status of the actual input will not be detected.


- Example of Countermeasure in Ladder Program



## 2-13 Analog Controls (CPM1/CPM1A/CPM2A Only)

The PCs are equipped with analog controls that automatically transfer the settings on the CPU Unit's adjustment switches to words in the CPU Unit's I/O memory. This function is very useful when there are set values that need to be precisely adjusted during operation. These set values can be changed just by turning the adjustment switches on the CPU Unit.
Settings
The PCs have two analog adjustment controls that can be used for a wide range of timer and counter analog settings. The following diagrams show the adjustment controls. As these controls are turned, values from 0000 to 0200 (BCD) are stored in the SR Area. Use a Phillips screwdriver to adjust the settings.

The storage words are refreshed once with every CPU Unit cycle.


Note The above diagram shows the CPM2A, but the settings are the same for the CPM1A.
! Caution The analog setting may change with changing temperatures. Do not use the analog adjustment controls for applications that require a precise, fixed setting.

## Using Analog Controls



Use a Phillips screwdriver to adjust the controls.
Connect a Programming Device such as a Programming Console, and check the values stored in SR 250 and SR 251.

Read the values in SR 250 and SR 251 with the ladder diagram program.

Analog control 0


Analog control 1 set value (SV)
Analog control 0 set value (SV)

## Making the Analog Settings

## Ladder Diagram Programming

Use a Phillips screwdriver to adjust the analog controls. The set values can be checked by connecting a Programming Device such as a Programming Console and reading the values stored in SR 250 and SR 251.

Analog control 0


The following table shows the words and bits where the analog settings are stored.

| Word | Bit | Name | Value |
| :--- | :--- | :--- | :--- |
| SR 250 | 00 to 15 | Analog control 0 SV storage area | 0000 to 0200 |
| SR 251 | 00 to 15 | Analog control 1 SV storage area | (BCD) |

In the following example program, the analog control SV (0000 to 0200 BCD) stored in SR 250 is set as a timer SV. The timer's set range is 0.0 s to 20.0 s .


## 2-14 Quick-response Inputs

## 2-14-1 CPM1/CPM1A Quick-response Inputs

The CPM1/CPM1A have quick response inputs that can be used to enable inputting shorter signals.
All 10-point CPU Units have 2 quick-response input terminals and the 20-, 30 -, and 40 -point CPU Units have 4 quick-response input terminals. The same terminals are used for quick-response inputs and interrupt inputs.

## Quick-response Operation

Quick-response inputs have an internal buffer, so input signals shorter than one cycle can be detected. Signals with a pulse width as short as 0.2 ms can be detected, regardless of their timing during the PC cycle.


| CPU Unit | Input bits | Min. input pulse width |
| :--- | :--- | :--- |
| 10-point CPU Units | IR 00003 to IR 00004 | 0.2 ms |
| $20-, 30-, 40$-point CPU Units | IR 00003 to IR 00006 |  |

## Setting Quick-response Inputs

The input bits in the above table can be set as quick-response inputs in DM 6628, as shown in the following table.

| Word | Settings |
| :---: | :--- |
| DM 6628 | 0: Normal input |
|  | 1: Interrupt input |
|  | 2: Quick-response input |
|  | (Default setting: 0) |



## Program Example

In this example, DM 6628 has been set to 0002.


## 2-14-2 CPM2A/CPM2C Quick-response Inputs

The CPM2A and CPM2C have four inputs used for quick-response inputs (shared with interrupt inputs and $2-\mathrm{kHz}$ high-speed counter inputs). With quickresponse inputs, signals that are changed within a cycle can be received by maintaining an internal buffer.


| Input number (See note.) | Minimum input signal width |
| :--- | :---: |
| 00003 | $50 \mu \mathrm{~s}$ |
| 00004 |  |
| 00005 |  |
| 00006 (See note 2.) |  |

Note 1. Input numbers 00003 to 00006 can be used as interrupt inputs, $2-\mathrm{kHz}$ highspeed counter inputs, or quick-response inputs. If they are not used for any of these purposes, then they can be used as ordinary inputs.
2. Input number 00006 does not exist in CPM2C CPU Units with 10 I/O points.

The following table shows the relationships between quick-response inputs and the CPM2A/CPM2C's other functions.

| Function | Interval timer interrupts |
| :--- | :--- |
| Synchronized pulse control | Can be used simultaneously. |
| Interrupt inputs | See note 1. |
| Interval timer interrupts | Can be used simultaneously. |
| High-speed counters | Can be used simultaneously. |
| Interrupt inputs (counter mode) | See note 2. |
| Pulse outputs | Can be used simultaneously. |
| Quick-response inputs | See note 3. |
| Input time constant | See note 4. |
| Clock | Can be used simultaneously. |

Note 1. Quick-response inputs utilize the interrupt input function, so the same input number from 00003 to 00006 cannot be assigned for both a quick-response input and an interrupt input in the PC Setup.
2. A quick-response input and an interrupt in counter mode cannot be assigned the same input number in the PC Setup.
3. The input numbers allocated for quick-response inputs are 00003 to 00006. These inputs can be set and operated as quick-response inputs.
4. Input time constants are disabled for all inputs that are set as quick-response inputs.

## Using Quick-response Inputs



Wiring the Inputs
Wire the CPM2A's inputs as shown in the following diagram.


Wire the CPM2C's inputs as shown in the following diagram.
Note The following examples are for Fujitsu-compatible connectors. Input bit addresses and connector pin numbers depend on the models. Refer to the CPM2C Operation Manual (W356) or the CPM2C-S Operation Manual (W377) for details.

## CPU Units with 10 I/O Points



CPU Units with 20/32 I/O Points

## PC Setup

| Input | nector | (See above note.) |
| :---: | :---: | :---: |
| B | A |  |
| 12 | 12 |  |
| 11 | 11 |  |
| 10 | 10 |  |
| 9 | 9 |  |
| 8 | 8 |  |
| 7 | 7 | weme 00006: Quick-response input |
| 6 | 6 |  |
| 5 | 5 |  |
| 5 | 5 | - 00004: Quick-response input 1 |
| 4 | 4 | 00003: Quick-response input 0 |
| 3 | 3 |  |
| 2 | 2 |  |
| 1 | 1 |  |

To use quick-response inputs with the CPM2A or CPM2C, make the following settings in the System Setup Area (DM 6628) from a Programming Device.

| Word | Bits | Function |  | Setting |
| :---: | :---: | :--- | :--- | :--- |
| DM 6628 | 00 to 03 | Interrupt setting for <br> input number 3 | 0: Ordinary input <br> 1: Interrupt input <br> (interrupt input mode or <br> counter mode) | 2 |
|  | 04 to 07 | Interrupt setting for <br> input number 4 | 2: Quick-response input |  |

Note *Input numbers 00005 and 00006 does not exist in CPM2C CPU Units with 10 I/O points.

The settings will go into effect when the mode is changed (from PROGRAM to MONITOR/RUN) or when the power supply is turned ON to the PC.

## 2-15 Macro Function

The macro function allows a single subroutine (programming pattern) to be used by simply changing the I/O word. A number of similar program sections can be managed with just one subroutine, thereby greatly reducing the number of steps in the program and making the program easier to understand.

To use a macro, call a subroutine by means of the MACRO instruction, MCRO(99), as shown below, in stead of SBS(91) (SUBROUTINE ENTRY).


When MCRO(99) is executed, operation will proceed as follows:
1,2,3... 1. The contents of the four consecutive words beginning with the first input word will be transferred to SR 232 through SR 235.
2. The specified subroutine will be executed until RET(93) (Subroutine Return) is executed.
3. The contents of SR 236 through SR 239 (results of the subroutine execution) will be transferred to the four consecutive words beginning with the first output word.
4. $\mathrm{MCRO}(99)$ will then be finished.

When MCRO(99) is executed, the same instruction pattern can be used as needed simply by changing the first input word or the first output word.

The following restrictions apply when the macro function is used.

- The only words that can be used for each execution of the macro are the four consecutive words beginning with the first input word number (for input) and the four consecutive words beginning with the first output word (for output).
- The specified inputs and outputs must correctly correspond to the words used in the subroutine.
- Even when the direct output method is used for outputs,subroutine results will be actually reflected in the specified output words only when the subroutine has been completed (step 3 above).

Note SR 232 through SR 239 can be used as work bits when MCRO(99) is not used.
The first input word and the first output word can be specified not with I/O bits, but also with other bits (such as HR bits, work bits, etc.) or with DM words.
Subroutines called by MCRO(99) are defined by SBN(92) and RET(93), just as are ordinary subroutines.

Application Example When a macro is used, the program can be simplified as shown below.


## 2-16 Calculating with Signed Binary Data

The CPM1/CPM1A/CPM2A/SRM1(-V2) allow calculations on signed binary data. The following instructions manipulate signed binary data. Signed data is handled using 2's complements.

The following signed-binary instructions are available in CPM2A, CPM2C, and SRM1(-V2) PCs:

- BINARY ADD - ADB(50)
- BINARY SUBTRACT - SBB(51)
- 2'S COMPLEMENT - NEG(一)

CPM1/CPM1A Instructions
The following signed-binary instructions are available in CPM1/CPM1A PCs:

- BINARY ADD - ADB(50)
- BINARY SUBTRACT - SBB(51)


## Signed Data Calculations

## Addition

$7+3=10$
$(-7)+3=-4$
$7+(-3)=4$
$(-7)+(-3)=-10$

## Subtraction

$7-3=4$
$(-7)-3=-10$
$7-(-3)=10$
$(-7)-(-3)=-4$

## 2-16-1 Definition of Signed Binary Data

Signed binary data is manipulated using 2's complements and bit 15 is used as the sign bit. The range of data that can be expressed using one word is as follows: $-32,768$ to 32,767 ( 8000 to 7FFF hexadecimal).
The following table shows equivalents between decimal and hexadecimal data.

| Decimal | 4-digit Hexadecimal |
| ---: | ---: |
| 32,767 | $7 F F F$ |
| 32,766 | $7 F F E$ |
| $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ |
| $\cdot$ | 0002 |
| 2 | 0001 |
| 1 | 0000 |
| 0 | FFFF |
| -1 | FFFE |
| -2 | $\cdot$ |
| $\cdot$ | $\cdot$ |
| $-32,767$ | 8001 |
| $-32,768$ | 8000 |

## 2-16-2 Arithmetic Flags

The results of executing signed binary instructions is reflected in the arithmetic flags. The flags and the conditions under which it will turn ON are given in the following table. The flags will be OFF when these conditions are not met.

| Flag | ON conditions |
| :--- | :--- |
| Carry Flag (SR 25504) | Carry in an addition. <br> Negative results for subtraction. |
| Equals Flag (SR 25506) | The results of addition, subtraction, <br> multiplication, or division is 0. <br> Results of converting 2's complement is 0. |

## 2-16-3 Inputting Signed Binary Data Using Decimal Values

Although calculations for signed binary data use hexadecimal expressions, inputs from the Programming Console or SSS can be done using decimal inputs and mnemonics for the instructions. The procedure to using the Programming Console to input using decimal values is shown in the CPM1 Operation Manual, CPM1A Operation Manual, CPM2A Operation Manual, CPM2C Operation Manual, and SRM1 Master Control Unit Operation Manual. Refer to the SSS Operation Manual: C-series PCs for details on using the SSS.
Inputting Instructions
Refer to the CPM1 Operation Manual, CPM1A Operation Manual, CPM2C Operation Manual, CPM2A Operation Manual, and SRM1 Master Control Unit Operation Manual details on inputting instructions from the Programming Console.

## 2-17 Differential Monitor

The CPM1/CPM1A, CPM2A//CPM2C, and SRM1(-V2) support differential monitoring from either the Programming Console or the SSS. The operator can detect on OFF-to-ON or ON-to-OFF transition in a specified bit. When the specified transition takes place, the transition is indicated on the display and a buzzer sounds to enable easy recognition of the transition.
Refer to the CPM1 Operation Manual, CPM1A Operation Manual, CPM2A Operation Manual, CPM2C Operation Manual, or SRM1 Master Control Units Operation Manual for details on the Programming Console Differential Monitor procedure and to the SSS Operation Manual: C-series PCs for the SYSMAC Support Software procedure.

## 2-18 Expansion Instructions (CPM2A/CPM2C/SRM1(-V2) Only)

A set of expansion instructions is available for the CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) to aid in special programming needs. Function codes can be assigned to up to 18 of the expansion instructions to enable using them in programs. This allows the user to pick the instructions needed by each CPM2A, CPM2C, or SRM1(-V2) program to more effectively use the function codes required to input instructions.
The mnemonics of expansion instructions are followed by "(一)" as the function code to indicate that they must be assigned function codes by the user in the instructions table before they can be used in programming (unless they are used under their default settings).
Any of the instructions not assigned function codes will need to be assigned function codes in the instructions table used by the Programming Device and the CPM2A/CPM2C or SRM1(-V2) before they can be used in programming. The assignments of expansion instructions in the instructions table will change the meaning of instructions and operands, so be sure to set the instructions table before programming and transfer the proper instructions table to the CPM2A/ CPM2C or SRM1(-V2) before program execution.

## Example: CPM2A/CPM2C PCs

The specific instructions used in the following example are for the CPM2A/ CPM2C. The concepts are the same for the SRM1(-V2).


At the time of shipping, the function codes are assigned as shown above. (In this example, the instructions all relate to pulse outputs.)

If pulse outputs are not being used, and if maximum values, minimum values, and sums are required, then the Set Instructions operation can be used as shown above to reassign instructions in the instruction table.

Note 1. Set the PC model to "CQM1" when setting the expansion instructions for the SRM1(-V2) or CPM2A/CPM2C from the SSS.
2. The PC Setup must be set for user-defined expansion instruction function codes in order for function codes to be assigned. Set bits 08 to 11 of DM 6602 to 1.

## 2-18-1 CPM2A/CPM2C/CPM2C-S Expansion Instructions

The following 18 function codes can be used for expansion instructions: 17, 18, $19,47,48,60,61,62,63,64,65,66,67,68,69,87,88$, and 89 . The function code assignments can be changed with a Programming Console or the Support Software.
Refer to 4-4-5 Assigning Expansion Instruction Function Codes in the CPM2A or CPM2C Operation Manual for the Programming Console procedure.
Refer to the SSS Operation Manual: C-series PCs for the SSS procedure.
Refer to the SYSMAC-CPT Support Software Quick Start Guide (W332) and User Manual (W333) for the SYSMAC-CPT Support Software procedure.
The expansion instructions that can be used are listed below, along with the default function codes that are assigned when the PC is shipped.

| Mnemonic | Function code |
| :--- | :--- |
| ASFT | 17 |
| --- | 18 |
| -- | 19 |
| RXD | 47 |
| TXD | 48 |
| CMPL | 60 |
| INI | 61 |
| PRV | 62 |
| CTBL | 63 |
| SPED | 64 |
| PULS | 65 |
| SCL | 66 |
| BCNT | 67 |
| BCMP | 68 |
| STIM | 69 |
| --- | 87 |
| -- | 88 |
| INT | 89 |
| ACC | --- |
| AVG | --- |
| FCS | --- |
| HEX | --- |
| HMS | --- |
| MAX | --- |
| MIN | --- |
| NEG | --- |
| PID | ---- |
| PWM | ---- |
| SCL2 | --- |
| SCL3 | --- |
| SEC | -- |
| SRCH | STUP |
| SUM | ZCPL |
| SYNC |  |
| TIML |  |
| ZCP | - |
|  |  |

## 2-18-2 SRM1(-V2) Expansion Instructions

The following 18 function codes can be used for expansion instructions: 17, 18, $19,47,48,60,61,62,63,64,65,66,67,68,69,87,88$, and 89 . The function code assignments can be changed with a Programming Console or the Support Software.
Refer to 4-2-6 Setting Expansion Instructions in the SRM1 Master Control Unit Operation Manual for the Programming Console procedure. Refer to the SSS Operation Manual: C-series PCs for the SSS procedure. Refer to the SYSMACCPT Support Software Quick Start Guide (W332) and User Manual (W333) for the SYSMAC-CPT Support Software procedure.
The expansion instructions that can be used are listed below, along with the default function codes that are assigned when the SRM1(-V2) is shipped.

| Mnemonic | Function code |
| :--- | :--- |
| ASFT | 17 |
| --- | 18 |
| --- | 19 |
| RXD | 47 |
| TXD | 48 |
| CMPL | 60 |
| --- | 61 |
| --- | 62 |
| --- | 63 |
| -- | 64 |
| --- | 65 |
| SCL* | 66 |
| BCNT | 67 |
| BCMP | 68 |
| STIM | 69 |
| --- | 87 |
| --- | 88 |
| -- | 89 |
| FCS | --- |
| HEX | --- |
| NEG | --- |
| PID | --- |
| STUP | --- |
| ZCP* | --- |
| A |  |

Note *SCL(66), NEG(-), PID(一), and ZCP (-) are supported by the SRM1-C0 $\square$-V2 CPUs only.

## 2-19 Using the CPM2A/CPM2C Clock Function

The CPM2A PCs and some CPM2C (including the CPM2C-S) PCs have a builtin clock function. This section explains how to use the clock.

## 2-19-1 Data Area Words

This following illustration shows the configuration of the words (AR 17 through AR 21) that are used with the clock. These words can be read and used as required. (AR 17 is provided so that the hour and minute can be accessed quickly.)


## 2-19-2 Setting the Time

To set the time, use a programming device as follows:

## Setting Everything

1, 2, 3... 1. Turn ON AR 2114 (Clock Stop Bit) to stop the clock and allow AR 18 through AR 21 to be overwritten.
2. Using a Programming Device, set AR 18 through AR 20 (minute/second, date/hour, and year/month) and AR 2100 through AR 2107 (day of week).
3. Turn ON AR 2115 (Clock Set Bit) when the time set in step 2 is reached. The clock will start operating from the time that is set, and the Clock Stop Bit and Clock Set Blt will be turned OFF automatically.

## Setting Only the Seconds

It is also possible, by using AR 2113, to simply set the seconds to " 00 " without going through a complicated procedure. When AR 2113 is turned ON, the clock time will change as follows:
If the seconds setting is from 00 to 29 , the seconds will be reset to " 00 " and the minute setting will remain the same.
If the seconds setting is from 30 to 59 , the seconds will be reset to " 00 " and the minute setting will advance by one.

When the time setting is complete, AR 2113 will turn OFF automatically.
Note The time can be set easily using menu operations from a Programming Console or SSS. Refer to the CPM2A Operation Manual or the CPM2C Operation Manual for the Programming Console procedure or to the SSS Operation Manual: Cseries PCs for the SSS procedure.

This section describes how to use the CPM1A-MAD01, CPM1A-MAD11, and CPM2C-MAD11 Analog I/O Units; the CPM1A-TS001/002/101/102 and CPM2C-TS001/101 Temperature Sensor Units; the CPM1A-SRT21 and CPM2C-SRT21 CompoBus/S I/O Link Units; and the CPM1A-DRT21 DeviceNet I/O Link Unit. The CPM1A-MAD11 and CPM2C-MAD11 Analog I/O Units provide the same functions, and are thus described in the same section even though they are supported by different PCs.
3-1 Analog I/O Units ..... 166
3-1-1 CPM1A-MAD01 Analog I/O Unit ..... 166
3-1-2 CPM1A-MAD11 and CPM2C-MAD11 Analog I/O Units ..... 177
3-2 Temperature Sensor Units ..... 193
3-2-1 CPM1A/CPM2A Temperature Sensor Units ..... 193
3-2-2 CPM2C Temperature Sensor Units ..... 194
3-2-3 Using Temperature Sensor Units ..... 195
3-2-4 Connecting Temperature Sensor Units ..... 195
3-2-5 Setting Temperature Ranges ..... 197
3-2-6 Connecting Temperature Sensors ..... 200
3-2-7 Ladder Programming ..... 202
3-2-8 Two-decimal-place Mode ..... 208
3-3 CompoBus/S I/O Link Units ..... 214
3-4 DeviceNet I/O Link Unit ..... 219

## 3-1 Analog I/O Units

## 3-1-1 CPM1A-MAD01 Analog I/O Unit

A maximum of 3 Expansion Units or Expansion I/O Units, including CPM1AMAD01 Analog I/O Units, can be connected to a CPM1, CPM1A (see note) or CPM2A PC. One Analog I/O Unit allows 2 analog inputs and 1 analog output. With the maximum of 3 Analog I/O Units connected, 6 analog inputs and 3 analog outputs are possible.

- The analog input range can be set to 0 to 10 VDC, 1 to 5 VDC, or 4 to 20 mA with a resolution of $1 / 256$.
- An open-circuit detection function can be used with the 1 to 5 VDC and 4 to 20 mA settings.
- The analog output range can be set to 0 to 10 VDC, 4 to 20 mA , or -10 to 10 VDC . The output has a resolution of $1 / 256$ when the range is set to 0 to 10 VDC or 4 to 20 mA , or a resolution of $1 / 512$ when set to -10 to 10 VDC .


Note The CPM1-30CDR- $\square$-V1 is the only CPM1 CPU Unit to which 3 Expansion Units or Expansion I/O Units can be connected. Only one Expansion Unit or Expansion I/O Unit can be connected to models without the "V1" suffix. Analog Units cannot be connected to 10-point or 20-point CPM1A CPU Units. You must use a 30-point or 40-point CPU Unit to connect to the CPM1A.

| Item |  | Voltage I/O | Current I/O |
| :---: | :---: | :---: | :---: |
| Analog Input Section | Number of inputs | 2 |  |
|  | Input signal range | 0 to $10 \mathrm{~V} / 1$ to 5 V | 4 to 20 mA |
|  | Max. rated input | $\pm 15 \mathrm{~V}$ | $\pm 30 \mathrm{~mA}$ |
|  | External input impedance | $1 \mathrm{M} \Omega \mathrm{min}$. | $250 \Omega$ rated current |
|  | Resolution | 1/256 |  |
|  | Accuracy | 1.0\% full scale |  |
|  | A/D conversion data | 8-bit binary |  |
| Analog Output Section (See note 1.) | Number of outputs | 1 |  |
|  | Output signal range | $\begin{aligned} & 0 \text { to } 10 \mathrm{~V} \text { or } \\ & -10 \text { to } 10 \mathrm{~V} \end{aligned}$ | 4 to 20 mA |
|  | Max. external output current | 5 mA | --- |
|  | Allowable external output load resistance | --- | $350 \Omega$ |
|  | Resolution | $1 / 256(1 / 512$ when the output signal range is -10 to 10 V$)$ |  |
|  | Accuracy | 1.0\% of full scale |  |
|  | Set data | 8-bit signed binary |  |
| Conversion time |  | $10 \mathrm{~ms} \mathrm{max}$. per Unit (See note 2.) |  |
| Isolation method |  | Photocoupler isolation between I/O terminals and PC signals. No isolation between analog I/O signals. |  |

Note 1. With analog outputs it is possible to use both voltage outputs and current outputs at the same time. In this case however, the total output current must not exceed 21 mA .
2. The conversion time is the total time for 2 analog inputs and 1 analog output.

## Part Names



## Analog I/O Terminals Connected to analog I/O devices.

## Expansion I/O Connecting Cable

Connected to the CPU Unit or previous Expansion Unit. The cable is provided with the Unit and cannot be removed.

1. Caution Do not touch the cables during operation. Static electricity may cause operating errors.

## Analog I/O Signal Ranges

## Analog Input Signal Ranges



## Analog Output Signal Ranges



## Using Analog I/O


Analog inputs: $\quad 0$ to $10 \mathrm{~V}, 1$ to 5 V , or 4 to 20 mA
Analog outputs: $\quad 0$ to $10 \mathrm{~V},-10$ to +10 V , or 4 to 20 mA
Connect the Unit
Connect the Analog I/O Unit.

Connect an analog input device.
Create a ladder program
Write the range code.
Analog input: Read converted data. Analog output: Write set value.

## Analog Inputs



## Analog Outputs



Note Word $(n+1)$ can be used for either the range code or the analog output set value.

## Setting I/O Signal Range

The I/O signal range is set by wiring the I/O terminal and by writing the range code to the Analog I/O Unit's output word.


Note When using current inputs, short terminal V IN1 with I IN1 and terminal V IN2 with I IN2.

| V OUT | Voltage output |
| :--- | :--- |
| I OUT | Current output |
| COM | Output common |
| V IN1 | Voltage input 1 |
| I IN1 | Current input 1 |
| COM1 | Input common 1 |
| V IN2 | Voltage input 2 |
| I IN2 | Current input 2 |
| COM2 | Input common 2 |

## Range Code

The range code must be set for the Analog I/O Unit to convert data.
The 8 range code settings provide 8 combinations of signal ranges for the analog inputs and analog output, as shown in the following table.

| Range <br> code | Analog input 1 <br> signal range | Analog input 2 <br> signal range | Analog output <br> signal range |
| :--- | :--- | :--- | :--- |
| FF00 | 0 to 10 V | 0 to 10 V | 0 to 10 V or 4 to 20 mA |
| FF01 | 0 to 10 V | 0 to 10 V | -10 to 10 V or 4 to 20 mA |
| FF02 | 1 to 5 V or 4 to 20 mA | 0 to 10 V | 0 to 10 V or 4 to 20 mA |
| FF03 | 1 to 5 V or 4 to 20 mA | 0 to 10 V | -10 to 10 V or 4 to 20 mA |
| FF04 | 0 to 10 V | 1 to 5 V or 4 to 20 mA | 0 to 10 V or 4 to 20 mA |
| FF05 | 0 to 10 V | 1 to 5 V or 4 to 20 mA | -10 to 10 V or 4 to 20 mA |
| FF06 | 1 to 5 V or 4 to 20 mA | 1 to 5 V or 4 to 20 mA | 0 to 10 V or 4 to 20 mA |
| FF07 | 1 to 5 V or 4 to 20 mA | 1 to 5 V or 4 to 20 mA | -10 to 10 V or 4 to 20 mA |

Write the range code to the Analog I/O Unit's output word $(n+1)$ in the first cycle of program execution.


The Analog I/O Unit will not start converting analog I/O values until the range code has been written.
Once the range code has been set, it is not possible to change the setting while power is being supplied to the CPU Unit. To change the I/O range, turn the CPU Unit OFF then ON again.

Note If a range code other than those specified in the above table is written to $n+1$, the range code will not be received by the Analog I/O Unit and analog I/O conversion will not start.

Analog I/O Unit Connection

This section describes how to connect an Analog I/O Unit to the CPU Unit.
A maximum of 3 Expansion Units or Expansion I/O Units, including Analog I/O Units, can be connected to one PC. When the Analog I/O Unit is used in combination with other Expansion Units or Expansion I/O Units, there are no restrictions on the connection order.


## I/O Allocation

I/O is allocated for the Analog I/O Unit in the same way as other Expansion Units or Expansion I/O Units starting from the next word following the last allocated word on the CPU Unit, or previous Expansion Unit or Expansion I/O Unit. When " $m$ " is the last allocated input word and " $n$ " the last allocated output word on the

CPU Unit, or previous Expansion Unit or Expansion I/O Unit, the allocation will be as follows:


For example, in the following diagram an Analog I/O Unit is connected to a CPU Unit with 30 I/O points.


## Wiring Analog I/O Devices

## Analog Input Wiring



## Analog Output Wiring

## Voltage Outputs



## Current Outputs



For analog outputs it is possible to use both voltage outputs and current outputs at the same time, but the total current output must not exceed 21 mA .

Note 1. Use 2-core shielded twisted-pair cables.
2. Wire away from power lines (AC power supply wires, power lines, etc.)
3. When an input is not being used, short V IN and I IN to the COM terminal.
4. Use crimp terminals. (Tighten terminals to a torque of $0.5 \mathrm{~N} \cdot \mathrm{~m}$.)
5. When using current inputs, short VIN to IIN.
6. When there is noise in the power supply line, install a noise filter on the input section and the Power Supply Unit.

## Ladder Program

## Specifying the Range Code

Specify the I/O signal range by writing the range code to the Analog I/O Unit's output word from the ladder program in the first cycle of program execution. The Analog I/O Unit will start to convert analog I/O values once the range code has been specified. (Refer to page 170.)

Write the range code to the Analog I/O Unit's output word in the first cycle of operation; the Analog I/O Unit's output word is " $n+1$ " when " $n$ " is the last word allocated to the CPU Unit, or previous Expansion Unit or Expansion I/O Unit in the configuration.

## Reading Converted Analog Input Values

A ladder program can be used to read the memory area where the converted values are stored. Values are output to the next two words $(m+1, m+2)$ following the last input word (m) allocated to the CPU Unit, or previous Expansion Unit or Expansion I/O Unit.


Note The Open-circuit Detection Flag is turned ON when the input signal range is set to 1 to 5 V or 4 to 20 mA and the input signal falls below 1 V or 4 mA . (Open circuits are not detected when the input signal range is set to 0 to 10 V .)

## Writing Analog Output Set Values

A ladder program can be used to write data to the output word where the set value is stored. The output word will be " $n+1$ " when " $n$ " is the last output word allocated to the CPU Unit, or previous Expansion Unit or Expansion I/O Unit.


1,2,3... 1. The set value range is 0000 to 00FF when the output signal range is 0 to $10 \mathrm{~V} / 4$ to 20 mA .
2. The set value range is divided into two parts: 8000 to $80 \mathrm{FF}(-10$ to 0 V ) and 0000 to 00FF ( 0 to 10 V ) when the output signal range is -10 to 10 V .
3. If FFis input, $0 \mathrm{~V} / 4 \mathrm{~mA}$ will be output.
4. If an output value is specified, the following bits will be ignored.

- Output range of -10 to 10 V : Bits 08 to 14
- Output range of 0 to $10 \mathrm{~V} / 4$ to 20 mA : Bits 08 to 15


## Startup Operation

After power is turned ON, it will require two cycle times plus approx. 100 ms before the first data is converted. The following instructions can be placed at the beginning of the program to delay reading converted data from analog inputs until conversion is actually possible.

Note Analog input data will be 0000 until initial processing has been completed. Analog output data will be 0 V or 0 mA until the range code has been written. After the range code has been written, the analog output data will be 0 V or 4 mA if the range is 0 to $10 \mathrm{~V},-10$ to 10 V , or 4 to 20 mA .


TIM 000 will start as soon as power turns ON. After 0.2 to $0.3 \mathrm{~s}(200$ to 300 ms$)$, the Completion Flag for TIM 000 will turn ON, and the converted data from analog input will be read from IR 001 and stored in DM 0000.

## Handling Unit Errors

If an error occurs in an Analog I/O Unit, the Error Flags in AR 0200 to AR 0204 will be turned ON. The addresses of the Error Flags are in the order that the Expansion Units and Expansion I/O Units are connected in the PC, with AR 0200 used for the Expansion Unit or Expansion I/O Unit closest to the CPU Unit. Use these flags in the program when it is necessary to detect errors.

When an error occurs in the Analog I/O Unit, analog input data will be 0000 and 0 V or 4 mA will be output as the analog output.

## Programming Example

This programming example uses these ranges:
Analog input 0: 0 to 10 V
Analog input 1: 1 to 5 V or 4 to 20 mA
Analog output: 0 to 10 V or 4 to 20 mA


## Example

## Analog Input Program Example

## Analog I/O Unit Connection

In this example, an Analog I/O Unit is connected to a CPU Unit with 30 I/O points. I/O words are allocated to the Analog I/O Unit beginning with the next word address following the last words allocated to the CPU Unit.


## Analog I/O Wiring



Using analog output as a voltage output


Analog l/O Settings
Input 1 signal range:
0 to 10 V
Input 2 signal range: 4 to 20 mA
Output signal range: 0 to 10 V
Range Code Setting: FF04


Range code: FF04
Program


## 3-1-2 CPM1A-MAD11 and CPM2C-MAD11 Analog I/O Units

The following information applies to both the CPM1A-MAD11 and CPM2CMAD11 Analog I/O Units unless otherwise specified.
A maximum of 3 Expansion Units or Expansion I/O Units, including up to 3 CPM1A-MAD11 Analog I/O Units, can be connected to a CPM2A or CPM1A. One Analog I/O Unit allows 2 analog inputs and 1 analog output. With the maximum of 3 Analog I/O Units connected, 6 analog inputs and 3 analog outputs are possible.


A maximum of 5 Expansion Units or Expansion I/O Units, including up to 4 CPM2C-MAD11 Analog I/O Units, can be connected to a CPM2C (A maximum of 3 Units can be connected to the CPM2C-S). One Analog I/O Unit allows 2 ana$\log$ inputs and 1 analog output. With the maximum of 4 Analog I/O Units connected, 8 analog inputs and 4 analog outputs are possible.


- The analog input range can be set to 0 to 5 VDC, 1 to 5 VDC, 0 to 10 VDC, -10 to $10 \mathrm{VDC}, 0$ to 20 mA , or 4 to 20 mA . The inputs have a resolution of $1 / 6000$.
- An open-circuit detection function can be used with the 1 to 5 VDC and 4 to 20 mA settings.
- The analog output range can be set to 1 to 5 VDC, 0 to 10 VDC, -10 to 10 VDC, 0 to 20 mA , or 4 to 20 mA . The outputs have a resolution of $1 / 6000$.

| Item |  |  | Voltage I/O | Current I/O |
| :---: | :---: | :---: | :---: | :---: |
| Analog Input Section | Number of inputs |  | 2 inputs (2 words allocated) |  |
|  | Input signal range |  | $\begin{aligned} & 0 \text { to } 5 \text { VDC, } 1 \text { to } 5 \text { VDC, } \\ & 0 \text { to } 10 \text { VDC, or }-10 \text { to } 10 \text { VDC } \end{aligned}$ | 0 to 20 mA or 4 to 20 mA |
|  | Max. rated input |  | $\pm 15 \mathrm{~V}$ | $\pm 30 \mathrm{~mA}$ |
|  | External input impedance |  | $1 \mathrm{M} \Omega \mathrm{min}$. | $250 \Omega$ |
|  | Resolution |  | 1/6000 (full scale) |  |
|  | Overall accuracy | $25^{\circ} \mathrm{C}$ | 0.3\% full scale | 0.4\% full scale |
|  |  | 0 to $55^{\circ} \mathrm{C}$ | 0.6\% full scale | 0.8\% full scale |
|  | A/D conversion data |  | 16-bit binary (4-digit hexadecimal) <br> Full scale for -10 to 10 V: F448 to 0BB8 Hex Full scale for other ranges: 0000 to 1770 Hex |  |
|  | Averaging function |  | Supported (Settable for individual inputs via DIP switch) |  |
|  | Open-circuit detection function |  | Supported |  |
| Analog Output Section | Number of outputs |  | 1 output (1 word allocated) |  |
|  | Output signal range |  | $\begin{aligned} & 1 \text { to } 5 \text { VDC, } 0 \text { to } 10 \text { VDC, or } \\ & -10 \text { to } 10 \text { VDC, } \end{aligned}$ | 0 to 20 mA or 4 to 20 mA |
|  | Allowable external output load resistance |  | $1 \mathrm{k} \Omega \mathrm{min}$. | $600 \Omega$ max. |
|  | External output impedance |  | $0.5 \Omega$ max. | --- |
|  | Resolution |  | 1/6000 (full scale) |  |
|  | Overall accuracy | $25^{\circ} \mathrm{C}$ | 0.4\% full scale |  |
|  |  | 0 to $55^{\circ} \mathrm{C}$ | 0.8\% full scale |  |
|  | Set data (D/A conversion) |  | 16-bit binary (4-digit hexadecimal) <br> Full scale for -10 to 10 V: F448 to 0BB8 Hex Full scale for other ranges: 0000 to 1770 Hex |  |
| Conversion time |  |  | $2 \mathrm{~ms} /$ point (6 ms/all points) |  |
| Isolation method |  |  | Photocoupler isolation between analog I/O terminals and internal circuits. No isolation between analog I/O signals. |  |

## CPM1A-MAD11 Part Names



## Analog I/O Terminals

Expansion I/O Connecting Cable

Connected to analog I/O devices.
Connected to the CPU Unit or previous Expansion Unit. The cable is provided with the Unit and cannot be removed.

1. Caution

Do not touch the cables during operation. Static electricity may cause operating errors.

## DIP Switch

Used to enable or disable averaging.

Pin1: Average processing for analog input 0
(OFF: Average processing not performed; ON: Average processing performed)
Pin2: Average processing for analog input 1
(OFF: Average processing not performed; ON: Average processing performed)

## CPM2C-MAD11 Part Names



## Analog I/O Terminals Connected to analog I/O devices. <br> DIP Switch <br> Used to specify current or voltage inputs and to enable or disable averaging.



1. Caution Do not touch the DIP switch during operation. Static electricity may cause operating errors.

## Expansion I/O Input Connector

Expansion I/O Output Connector

Connected to the expansion I/O output connector on the CPU Unit or previous Expansion (I/O) Unit.

Connected to the expansion I/O input connector on the next Expansion (I/O) Unit.

Note 1. A maximum of 5 Expansion (I/O) Units can be connected to the CPU Unit and the total number of allocated words must be 10 maximum for inputs and 10 maximum for outputs.
2. Use the connector cover provided with the CPU Unit to protect the output connector when it is not used.

Do not touch the cables during operation. Static electricity may cause operating errors.

## Lock Levers

Used to secure the Expansion Unit.

## Analog I/O Signal Ranges

Analog I/O signal ranges are digitally converted as described in this section.

## Analog Input Signal Ranges

The Analog I/O Unit converts analog input data to digital values. The digital values depend on the input signal ranges, as shown in the following diagrams. When the input exceeds the specified range, the AD converted data will be fixed at either the lower limit or upper limit.
-10 to 10 V
The -10 - to $10-\mathrm{V}$ range corresponds to the hexadecimal values F448 to OBB8 ( -3000 to 3000). The entire data range is F31C to 0CE4 ( -3300 to 3300). A negative voltage is expressed as a two's complement.


## 0 to 10 V

The 0- to 10-V range corresponds to the hexadecimal values 0000 to 1770 ( 0 to 6000 ). The entire data range is FED4 to 189C ( -300 to 6300). A negative voltage is expressed as a two's complement.


## 0 to 5 V

The 0 - to $5-\mathrm{V}$ range corresponds to the hexadecimal values 0000 to 1770 ( 0 to 6000 ). The entire data range is FED4 to 189 ( -300 to 6300). A negative voltage is expressed as a two's complement.


1 to 5 V
The 1- to $5-\mathrm{V}$ range corresponds to the hexadecimal values 0000 to 1770 ( 0 to 6000 ). The entire data range is FED4 to 189 ( -300 to 6300). Inputs between 0.8 and 1 V are expressed as two's complements. If the input falls below 0.8 V , open-circuit detection will activate and converted data will be 8000.


## 0 to 20 mA

The 0- to 20-mA range corresponds to the hexadecimal values 0000 to 1770 ( 0 to 6000). The entire data range is FED4 to 189C ( -300 to 6300). A negative voltage is expressed as a two's complement.


## Analog Output Signal Ranges

## 4 to 20 mA

The 4 - to $20-\mathrm{mA}$ range corresponds to the hexadecimal values 0000 to 1770 ( 0 to 6000). The entire data range is FED4 to 189C ( -300 to 6300 ). Inputs between 3.2 and 4 mA are expressed as two's complements. If the input falls below 3.2 mA , open-circuit detection will activate and converted data will be 8000 .


The Analog I/O Unit converts the digital output data to analog values. The analog values depend on the output signal ranges, as shown in the following diagrams.
-10 to 10 V
The hexadecimal values F448 to OBB8 ( -3000 to 3000 ) correspond to an analog voltage range of -10 to 10 V . The entire output range is -11 to 11 V . Specify a negative voltage as a two's complement.


## 0 to 10 V

The hexadecimal values 0000 to 1770 ( 0 to 6000) correspond to an analog voltage range of 0 to 10 V . The entire output range is -0.5 to 10.5 V . Specify a negative voltage as a two's complement.


1 to 5 V
The hexadecimal values 0000 to 1770 ( 0 to 6000 ) correspond to an analog voltage range of 1 to 5 V . The entire output range is 0.8 to 5.2 V .


## 0 to 20 mA

The hexadecimal values 0000 to 1770 ( 0 to 6000) correspond to an analog current range of 0 to 20 mA . The entire output range is 0 to 21 mA .


## 4 to 20 mA

The hexadecimal values 0000 to 1770 ( 0 to 6000) correspond to an analog current range of 4 to 20 mA . The entire output range is 3.2 to 20.8 mA .


Averaging Function for Analog Inputs

## Open-circuit Detection

 Function for Analog InputsThe averaging function can be enabled for inputs using the DIP switch. The averaging function stores the average (a moving average) of the last eight input values as the converted value. Use this function to smooth inputs that vary at a short interval.

The open-circuit detection function is activated when the input range is set to 1 to 5 V and the voltage drops below 0.8 V , or when the input range is set to 4 to 20 mA and the current drops below 3.2 mA . When the open-circuit detection function is activated, the converted data will be set to 8000 .

The open-circuit detection function is enabled or cleared when data is converted. If the input returns to the convertible range, the open-circuit detection is cleared automatically and the output returns to the normal range.

## Using Analog I/O



## Analog Inputs



## Analog Outputs



Note Word $(n+1)$ can be used for either the range code or the analog output set value.

## Connecting the CPM1A-MAD11 Analog I/O Unit

This section describes how to connect an Analog I/O Unit to the CPU Unit. A maximum of 3 Expansion Units or Expansion I/O Units, including up to 3 Analog I/O Units, can be connected to one CPM2A or CPM1A PC. When the Analog I/O Unit is used in combination with other Expansion Units or Expansion I/O Units, there are no restrictions on the connection order.


## I/O Allocation

I/O is allocated for the Analog I/O Unit in the same way as other Expansion Units or Expansion I/O Units starting from the next word following the last allocated word on the CPU Unit or previous Expansion Unit or Expansion I/O Unit. When " $m$ " is the last allocated input word and " $n$ " the last allocated output word on the CPU Unit, or previous Expansion Unit or Expansion I/O Unit, the allocation will be as follows:

CPM1A-MAD11 Analog I/O Unit


Connecting the CPM2C-MAD11 Analog I/O Unit

For example, in the following diagram an Analog I/O Unit is connected to a CPU Unit with 30 I/O points.


This section describes how to connect an Analog I/O Unit to the CPU Unit.
A maximum of 5 Expansion Units or Expansion I/O Units (a maximum of 3 Units for the CPM2C-S), including up to 3 (see note.) Analog I/O Units, can be connected to one CPM2C PC. When the Analog I/O Unit is used in combination with other Expansion Units or Expansion I/O Units, there are no restrictions on the connection order.

Note When using the CPM2C-PA201, there is a limit to the number of CPM2C-MAD11 Units that can be connected. This limit ensures that the power consumption of the CPU Unit, Expansion Units, and Expansion I/O Units does not exceed the total power capacity of the service power supply from the Power Supply Unit $(24 \mathrm{~V} \times 600 \mathrm{~mA}=14.4 \mathrm{~W})$.

- CPU Unit with 4-W power consumption: Connect no more than two CPM2CMAD11 Units
- CPU Unit with 3-W power consumption: Connect no more than three CPM2CMAD11 Units



## I/O Allocation

I/O is allocated for the Analog I/O Unit in the same way as other Expansion Units or Expansion I/O Units starting from the next word following the last allocated word on the CPU Unit or previous Expansion Unit or Expansion I/O Unit. When " $m$ " is the last allocated input word and " $n$ " the last allocated output word on the CPU Unit, or previous Expansion Unit or Expansion I/O Unit, the allocation will be as follows:

CPM2C-MAD11 Analog I/O Unit


For example, in the following diagram an Analog I/O Unit is connected to a CPU Unit with 20 I/O points.


## Setting I/O Signal Range

I/O signal ranges are set by writing a range code to the output word of the Analog I/O Unit. The range code must be set for the Analog I/O Unit to convert data.
The range code settings provide the combinations of signal ranges for the analog inputs and analog output, as shown in the following table.
Voltage/current selections for the CPM1A-MAD11 are made by connecting the appropriate terminals. Refer to page 188 for details.
Voltage/current selections for the CPM2C-MAD11 are made using pins 3 and 4 on the DIP switch. refer to page 179 for details.

| Range <br> code | Analog input $\mathbf{0}$ <br> signal range | Analog input 1 <br> signal range | Analog output <br> signal range |
| :--- | :--- | :--- | :--- |
| 000 | -10 to 10 V | -10 to 10 V |  |
| 001 | 0 to 10 V | 0 to 10 V |  |
| 010 | 1 to 5 V or 4 to 20 mA | 1 to 5 V |  |
| 011 | 0 to 5 V or 0 to 20 mA | 0 to 20 mA |  |
| 100 | --- | 4 to 20 mA |  |

Note Be sure to write the correct terminals.
Write the range codes to the Analog I/O Unit's output word $(n+1)$ in the first cycle of program execution.


## Example

The following instructions set analog input 0 to 4 to 20 mA , analog input 1 to 0 to 10 V , and the analog output to -10 to 10 V .


The Analog I/O Unit will not start converting analog I/O values until the range code has been written. Until conversion starts, inputs will be 0000 , and 0 V or 0 mA will be output.
After the range code has been set, 0 V or 0 mA will be output for the 0 to $10-\mathrm{V}$, -10 to $10-\mathrm{V}$, or 0 to $20-\mathrm{mA}$ ranges, and 1 V or 4 mA will be output for the 1 to $5-\mathrm{V}$ and 4 to $20-\mathrm{mA}$ ranges until a convertible value has been written to the output word.

Once the range code has been set, it is not possible to change the setting while power is being supplied to the CPU Unit. To change the I/O range, turn the CPU Unit OFF then ON again.

## Wiring Analog I/O Devices

## CPM1A-MAD11 Internal Circuits



CPM1A-MAD11 Terminal Arrangements


| Label | Signal |
| :--- | :--- |
| V OUT | Voltage output |
| I OUT | Current output |
| COM | Output common |
| V IN0 | Voltage input 0 |
| I IN0 | Current input 0 |
| COM0 | Input common 0 |
| V IN1 | Voltage input 1 |
| I IN1 | Current input 1 |
| COM1 | Input common 1 |

Note For current inputs, short V INO to I INO and V IN1 to I IN1
Wiring for Analog Inputs


## Wiring for Analog Outputs



Note 1. Use shielded twisted-pair cables, but do not connect the shield.
2. When an input is not being used, short the + and - terminals.
3. Separate wiring from power lines (AC power supply lines, high-voltage lines, etc.)
4. When there is noise in the power supply line, install a noise filter on the input section and the Power Supply Unit.

## CPM2C-MAD11 Internal Circuits

## Analog Inputs



Analog Outputs


CPM2C-MAD11 Terminal Arrangements


Analog Input Wiring


Analog Output Wiring


Note 1. Use shielded twisted-pair cables, but do not connect the shield.
2. When an input is not being used, short the + and - terminals.
3. Separate wiring from power lines (AC power supply lines, high-voltage lines, etc.)
4. When there is noise in the power supply line, install a noise filter on the input section and the Power Supply Unit.

## Reference Information

Consider the following information on open input circuits when using voltage inputs.
If the same power supply is used as shown in the following diagram and an open circuit occurs at point $A$ or $B$, an unwanted current flow will occur as shown by the dotted lines in the diagram, creating a voltage at the other input of about $1 / 3$ to $1 / 2$. If the 1 to $5-\mathrm{V}$ range is being used, the open-circuit detection function will not operate. Also, if there is an open circuit at C , the open-circuit detection function will not operate because the negative sides are the same.


For example, if analog input device 2 is outputting 5 V and the same power supply is being used as shown above, about $1 / 3$, or 1.6 V , will be applied at the input for input device 1.
To eliminate the above problem, either use separate power supplies, or install an isolator at each input. This problem will not occur for current inputs even if the same power supply is used.

Note When power is supplied (when setting the range code), or when there is a power interruption, pulse-form analog output of up to 1 ms may be generated.
If this causes problems with operation, take countermeasure such as those suggested below.

- Turn ON the power supply for the CPU Unit first, and then turn ON the power supply for the load after confirming correct operation.


## Ladder Program

## Specifying the Range Code

Specify the I/O signal range by writing the range code to the Analog I/O Unit's output word from the ladder program in the first cycle of program execution. The Analog I/O Unit will start to convert analog I/O values once the range code has been specified and convertible values are provided. (Refer to page 170.)
Write the range code to the Analog I/O Unit's output word in the first cycle of operation; the Analog I/O Unit's output word is " $\mathrm{n}+1$ " when " n " is the last word allocated to the CPU Unit, or previous Expansion Unit or Expansion I/O Unit in the configuration.

## Reading Converted Analog Input Values

The ladder program can be used to read the memory area where the converted values are stored. Values are output to the next two words $(m+1, m+2)$ following the last input word ( m ) allocated to the CPU Unit or previous Expansion Unit or Expansion I/O Unit.

## Writing Analog Output Set Values

The ladder program can be used to write data to the output word where the set value is stored. The output word will be " $n+1$ " when " $n$ " is the last output word allocated to the CPU Unit, or previous Expansion Unit or Expansion I/O Unit.

## Startup Operation

After power is turned ON, it will require two cycle times plus approx. 50 ms before the first data is converted. The following instructions can be placed at the beginning of the program to delay reading converted data from analog inputs until conversion is actually possible.
Note Analog input data will be 0000 until initial processing has been completed. Ana$\log$ output data will be 0 V or 0 mA until the range code has been written. After the range code has been written, the analog output data will be 0 V or 0 mA if the range is 0 to $10 \mathrm{~V},-10$ to 10 V , or 0 to 20 mA , or it will be 1 V or 4 mA if the range is 1 to 5 V or 4 to 20 mA .


TIM 005 will start as soon as power turns ON. After 0.1 to $0.2 \mathrm{~s}(100$ to 200 ms$)$, the Completion Flag for TIM 005 will turn ON, and the converted data from analog input will be read from IR 001 and stored in DM 0000.

## Handling Unit Errors

If an error occurs in an Analog I/O Unit, the Error Flags in AR 0200 to AR 0204 for the CPM2C and AR 0200 to AR 0202 for the CPM1A/CPM2A will be turned ON. The addresses of the Error Flags are in the order that the Expansion Units and Expansion I/O Units are connected in the PC, with AR 0200 used for the Expansion Unit or Expansion I/O Unit closest to the CPU Unit. Use these flags in the program when it is necessary to detect errors.
When an error occurs in the Analog I/O Unit, analog input data will be 0000 and 0 V or 0 mA will be output as the analog output.
If a CPU error or an I/O bus error (fatal errors) occurs at the CPU Unit and the analog output is set to 1 to 5 V or 4 to $20 \mathrm{~mA}, 0 \mathrm{~V}$ or 0 mA will be output. For any other fatal errors at the CPU Unit, 1 V or 4 mA will be output.

## Programming Example

This programming example uses these ranges:
Analog input 0: 0 to 10 V
Analog input 1: 4 to 20 mA
Analog output: 0 to 10 V


## 3-2 Temperature Sensor Units

## 3-2-1 CPM1A/CPM2A Temperature Sensor Units

With the CPM1A or CPM2A, up to three Expansion Units or Expansion I/O Units can be connected to the CPU Unit. One, two, or three of these Units can be CPM1A-TS001 or CPM1A-TS101 Temperature Sensor Units. If a CPM1ATS002 or CPM1A-TS102 Temperature Sensor Unit is connected to the CPU Unit, then only one other Expansion Unit or Expansion I/O Unit can be connected. The other Unit can be a CPM1A-TS001/TS101 Temperature Sensor Unit.
The CPM1A-TS001/TS101 Temperature Sensor Units each provide 2 input points and the CPM1A-TS002/TS102 Temperature Sensor Units each provide 4 input points, meaning up to 6 temperature input points can be used on one CPM1A or CPM2A PC. The inputs can be from thermocouples or platinum resistance thermometers.

Up to 3 Units, including Expansion I/O Units and other Expansion Units. (Only 2 Units if CPM1A-TS002/TS102 is used.)


## Specifications

| Item | CPM1A-TS001 | CPM1A-TS002 | CPM1A-TS101 | CPM1A-TS102 |
| :---: | :---: | :---: | :---: | :---: |
| Temperature sensors | Thermocouples <br> Switchable between K and J, but same type must be used for all inputs. |  | Platinum resistance thermometer <br> Switchable between Pt100 and JPt100, but same type must be used for all inputs. |  |
| Number of inputs | 2 | 4 | 2 | 4 |
| Allocated input words | 2 | 4 | 2 | 4 |
| Max. number of Units (See note 1.) | 3 | 1 | 3 | 1 |
| Accuracy | (The larger of $\pm 0.5 \%$ of converted value or $\left.\pm 2^{\circ} \mathrm{C}\right) \pm 1$ digit max. (See note 2.) |  | (The larger of $\pm 0.5 \%$ of converted value or $\left.\pm 1^{\circ} \mathrm{C}\right) \pm 1$ digit max. |  |
| Conversion time | 250 ms for 2 or 4 input points |  |  |  |
| Converted temperature data | 16-bit binary data (4-digit hexadecimal) |  |  |  |
| Isolation | Photocouplers between all temperature input signals |  |  |  |

Note 1. If only the CPM1A-TS001 and CPM1A-TS101 are connected, then up to 3 Units including Expansion I/O Units and other Expansion Units can be connected. If the CPM1A-TS002 or CPM1A-TS102 is connected, then only one other Expansion I/O Unit or Expansion Unit can be connected. The CPM1ATS001 or CPM1A-TS101 may be the other Unit, but another CPM1A-TS002 or CPM1A-TS102 cannot be connected.
2. Accuracy for a K-type sensor at $-100^{\circ} \mathrm{C}$ or less is $\pm 4^{\circ} \mathrm{C} \pm 1$ digit max.

## 3-2-2 CPM2C Temperature Sensor Units

With the CPM2C (including the CPM2C-S), up to four CPM2C-TS001/TS101 Temperature Sensor Units can be connected (up to three Units for the CPM2C-S). Each Temperature Sensor Unit provides 2 input points meaning that a total of 8 input points can be used. The inputs can be from thermocouples or platinum resistance thermometers.


## Specifications

| Item | CPM2C-TS001 | CPM2C-TS101 |
| :---: | :---: | :---: |
| Temperature sensors | Thermocouples <br> Switchable between K and J, but same type must be used for all inputs. | Platinum resistance thermometer <br> Switchable between Pt100 and JPt100, but same type must be used for all inputs. |
| Number of inputs | 2 |  |
| Allocated input words | 2 |  |
| Max. number of Units (See note 1.) | 4 | 4 |
| Accuracy | (The larger of $\pm 0.5 \%$ of converted value or $\pm 2^{\circ} \mathrm{C}$ ) $\pm 1$ digit max. (See note.) | (The larger of $\pm 0.5 \%$ of converted value or $\left.\pm 1^{\circ} \mathrm{C}\right) \pm 1$ digit max. |
| Conversion time | 250 ms for 2 input points |  |
| Converted temperature data | 16-bit binary data (4-digit hexadecimal) |  |
| Isolation | Photocouplers between all temperature input signals |  |

Note 1. Accuracy for a K-type sensor at $-100^{\circ} \mathrm{C}$ or less is $\pm 4^{\circ} \mathrm{C} \pm 1$ digit max.
2. The error deviation for temperatures in ${ }^{\circ} \mathrm{F}$ is double that for ${ }^{\circ} \mathrm{C}$.

## 3-2-3 Using Temperature Sensor Units



## 3-2-4 Connecting Temperature Sensor Units

This section shows example configurations containing Temperature Sensor Units.

## CPM1 A/CPM2A Temperature Sensor Unit Allocations

Words are allocated to Temperature Sensor Units just like other Expansion I/O Units and Expansion Units: In the order in which the Units are connected. A Temperature Sensor Unit will thus be allocated the next input words after the Unit to which it is connected (CPU Unit or other Unit).
Note Only one 4-input Temperature Sensor Unit (CPM1A-TS002 or CPM1A-TS102, 4 words allocated) can be mounted to the CPU Unit. There are, however, no restrictions on the mounting order.

Temperature Sensor Units with 2 Inputs: CPM1A-TS001 and CPM1A-TS101 (2 Words Allocated)


## Word Allocations

The CPM1A-TS001 and CPM1A-TS101 are allocated two words each (one for each input point). No output words are allocated.


## Temperature Sensor Units with 4 Inputs (4 Words Allocated): CPM1A-TS002 and CPM1A-TS102



Word Allocations
The CPM1A-TS002 and CPM1A-TS102 are allocated four words each (one for each input point). No output words are allocated.


## CPM2C Temperature Sensor Unit Allocations

Up to four CPM2C-TS001/101 Temperature Sensor Units can be connected. Up to a total of five Expansion I/O Units and Expansion Units can be connected (in-
cluding the Temperature Sensor Units.) Up to three Units can be connected to the CPM2C-S. No matter how many Units are connected, however, no more than 0 input words and 10 output words can be allocated in one PC. There are no restrictions on the order in which Units can be connected.


## Word Allocation

Words are allocated to Temperature Sensor Units just like other Expansion I/O Units and Expansion Units: In the order in which the Units are connected. A CPM2C-TS001 or CPM2C-TS101 Temperature Sensor Unit will thus be allocated the next two input words after the Unit to which it is connected (CPU Unit or other Unit). No output words are allocated.


## 3-2-5 Setting Temperature Ranges

The temperature unit, the number of decimal places used, and the temperature input range are set on the DIP switch and rotary switch on the Temperature Sensor Unit.
Note 1. Always turn OFF the power supply before setting the temperature range.
2. Never touch the DIP switch or rotary switch during Temperature Sensor Unit operation. Static electricity may cause operating errors.

## CPM1A/CPM2A Temperature Sensor Units <br> CPM1A-TS001/002/101/102

DIP Switch
Used to set the temperature unit and the number of decimal
places used.


## CPM2C Temperature Sensor Units

## CPM2C-TS001/101



DIP Switch Settings
The DIP switch is used to set the temperature unit ( ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$ ) and the number of decimal places used.

CPM1A-TS $\square \square \square$


| SW1 | Setting |  |  |
| :--- | :--- | :--- | :--- |
| 1 | Temperature unit | OFF | ${ }^{\circ} \mathrm{C}$ |
|  |  | ON | ${ }^{\circ} \mathrm{F}$ |
| 2 | Number of decimal <br> places used | OFF | Normal (0 or 1 digit after the decimal <br> point, depending on the input range) |
|  |  | ON | 2-decimal-place Mode (e.g., 0.01) |

Note For details on 2-decimal-place Mode, refer to 3-2-8 Two-decimal-place Mode.

Note 1. Turn OFF the power supply before changing the temperature range setting.
2. Do not touch the DIP switch or rotary switches while power is turned ON. Static electricity may cause malfunctions.

## Rotary Switch Setting

Caution Set the temperature range according to the type of temperature sensor connected to the Unit. Temperature data will not be converted correctly if the temperature range does not match the sensor.

1 Caution
Do not set the temperature range to any values other than those for which temperature ranges are given in the following table. An incorrect setting may cause operating errors.

| Setting | CPM1A-TS001/002 CPM2C-TS001 |  |  | CPM1A-TS101/102 CPM2C-TS101 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input type | Range ( ${ }^{\circ} \mathrm{C}$ ) | Range ( ${ }^{\circ} \mathrm{F}$ ) | Input type | Range ( ${ }^{\circ} \mathrm{C}$ ) | Range ( ${ }^{\circ} \mathrm{F}$ ) |
| 0 | K | $\begin{aligned} & -200 \text { to } \\ & 1,300 \end{aligned}$ | $\begin{aligned} & -300 \text { to } \\ & 2,300 \end{aligned}$ | Pt100 | $\begin{aligned} & -200.0 \text { to } \\ & 650.0 \end{aligned}$ | $\begin{aligned} & \hline-300.0 \text { to } \\ & 1,200.0 \end{aligned}$ |
| 1 |  | $\begin{array}{\|l} 0.0 \text { to } \\ 500.0 \end{array}$ | $\begin{array}{\|l\|} \hline 0.0 \text { to } \\ 900.0 \end{array}$ | JPt100 | $\begin{aligned} & -200.0 \text { to } \\ & 650.0 \end{aligned}$ | $\begin{aligned} & -300.0 \text { to } \\ & 1,200.0 \end{aligned}$ |
| 2 | J | $\begin{aligned} & -100 \text { to } \\ & 850 \end{aligned}$ | $\begin{aligned} & -100 \text { to } \\ & 1,500 \end{aligned}$ | --- | Setting not possible |  |
| 3 |  | $\begin{aligned} & 0.0 \text { to } \\ & 400.0 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.0 \text { to } \\ 750.0 \\ \hline \end{array}$ | --- |  |  |
| 4 to F | --- | Setting not possible |  | --- |  |  |

## 3-2-6 Connecting Temperature Sensors

## CPM1A/CPM2A Temperature Sensor Units

## Thermocouples

CPM1A-TS001
Either K or J thermocouples can be connected, but both of the thermocouples must be of the same type and the same input range must be used for each.


## CPM1A-TS002

Either K or J thermocouples can be connected, but all four of the thermocouples must be of the same type and the same input range must be used for each.


Note When using a Temperature Sensor Unit with a thermocouple input, observe the following precautions:

- Do not remove the cold junction compensator attached at the time of delivery. If the cold junction compensator is removed, the Unit will not be able to measure temperatures correctly.
- Each of the input circuits is calibrated with the cold junction compensator attached to the Unit. If the Unit is used with the cold junction compensator from other Units, the Unit will not be able to measure temperatures correctly.
- Do not touch the cold junction compensator. Doing so may result in incorrect temperature measurement.


## Platinum Resistance

## Thermometers

## CPM1A-TS101

Either Pt100 or JPt100 platinum resistance thermometers can be connected, but both of the thermometers must be of the same type and the same input range must be used for each.


## CPM1A-TS102

Either Pt100 or JPt100 platinum resistance thermometers can be connected, but all four of the thermometers must be of the same type and the same input range must be used for each.


Note Do not connect anything to terminals not used for inputs.

## CPM2C Temperature Sensor Units

## CPM2C-TS001 (Thermocouples)

Either K or J thermocouples can be connected, but both of the thermocouples must be of the same type and the same input range must be used for each.


Note When using a Temperature Sensor Unit with a thermocouple input, observe the following precautions:

- Do not touch the cold junction compensator. Doing so may result in incorrect temperature measurement.


## CPM2C-TS101 (Platinum Resistance Thermometers)

Either Pt100 or JPt100 platinum resistance thermometers can be connected, but both of the thermometers must be of the same type and the same input range must be used for each.


## 3-2-7 Ladder Programming

## Converted Temperature Data

The temperature data will be stored in the input words allocated to the Temperature Sensor Unit in 4-digit hexadecimal.

## CPM1A-TS001/TS101 and CPM2C-TS001/TS101

" $m$ " is the last word allocated to the CPU Unit, Expansion I/O Unit, or Expansion Unit connected immediately before the Temperature Sensor Unit.

| Word | Contents |
| :--- | :--- |
| $m+1$ | Converted temperature data from input 0 |
| $m+2$ | Converted temperature data from input 1 |

## CPM1A-TS002/TS102

" $m$ " is the last word allocated to the CPU Unit, Expansion I/O Unit, or Expansion Unit connected immediately before the Temperature Sensor Unit.

| Word |  |
| :--- | :--- |
| $m+1$ | Converted temperature data from input 0 |
| $m+2$ | Converted temperature data from input 1 |
| $m+3$ | Converted temperature data from input 2 |
| $m+4$ | Converted temperature data from input 3 |

## All Temperature Sensor Units

Negative values are stored as 2's complements. Data for range codes that in-
clude one digit after the decimal point are stored without the decimal point, i.e., 10 times the actual value is stored. Some examples are provided in the following table.

| Input |  | Data conversion examples |
| :--- | :--- | :--- |
| Unit: $1^{\circ}$ | K or J | $850^{\circ} \rightarrow 0352 \mathrm{Hex}$ <br> $-200^{\circ} \rightarrow$ FF38 Hex |
| Unit: $0.1^{\circ}$ | K, J, Pt100 or | $\times 10 \quad$$500.0^{\circ} \rightarrow 5000 \rightarrow 1388 \mathrm{Hex}$ <br>  |
|  |  | $-20.0^{\circ} \rightarrow-200 \rightarrow$ FF38 Hex <br> $-200.0^{\circ} \rightarrow-2000 \rightarrow$ F830 Hex |

If the input temperature exceeds the range that can be converted, the converted temperature data will be held at the maximum or minimum value in the range. If the input temperature exceeds the range by more than a specified amount, the open-circuit detection function will detect an open-circuit and the converted temperature data will be set to 7FFF. The open-circuit detection function will also operate if the cold junction compensator is faulty. The open-circuit detection function will be automatically cleared and normal input temperature conversion will begin automatically when the input temperature returns to the convertible range.

## Startup Operation

After power is turned ON, it will require approximately 1 s before the first data is converted. The following instructions can be placed at the beginning of the program and then IR 02000 can be used to delay reading converted data until conversion is actually begun.


Note Input data will be 7FFE until actual conversion starts.

## Handling Unit Errors

If an error occurs in an Expansion Unit, the Error Flags in AR 0200 to AR 0204 will be turned ON ( AR 0200 to AR 0202 for the CPM1A/CPM2A). Refer to page 572 for details. The addresses of the Error Flags are in order that the Expansion Units are connected in the PC, with AR 0200 used for the Expansion Unit closest to the CPU Unit. Use these flags in the program when it is necessary to detect errors.

When an error occurs in a Temperature Sensor Unit, converted temperature data will be 7FFF.

Note The status of AR 0200 to AR 0204 will not change for the open-circuit detection function.

## Programming Example 1

The following programming example shows how to convert the input data from 2 temperature sensor inputs to BCD and store the result in DM 0000 and DM 0001. The following system configuration is used.



Programming Example 2 The following programming example shows how to convert the data for temperature input 0 to BCD and store the result in DM 0000 and DM 0001. "0001" is stored in DM 0001 when the input data is a negative value. The following system configuration is used.


## Programming with $\mathrm{BCD}(24)$ Instruction



Programming with SCL2(-) Instruction (CPM2A/CPM2C Only)
${ }_{25313}$


When the converted value is non-negative stores \#0000 in DM 0001.

## Operation



## 3-2-8 Two-decimal-place Mode

If pin 2 on the DIP switch is turned ON, values are stored to two decimal places. In this case, temperature data is stored as 6-digit signed hexadecimal (binary) data with 4 digits in the integer portion and 2 digits after the decimal point. The actual data stored in memory is 100 times the actual value, i.e., the decimal point is not indicated. Methods for handling this data are described in this section.
Note When set to store values to two decimal places, temperature data as far as two digits after the decimal point is converted to 6-digit binary data, but the actual resolution is not $0.01^{\circ} \mathrm{C}\left({ }^{\circ} \mathrm{F}\right)$. For this reason, there may be skipping and inaccuracies in the first digit after the decimal point (0.1). Treat any resolution above that specified for the normal data format as reference data.

Data Structure
The structure of the data stored in memory is shown below. The value will be 100 times the actual temperature.


Leftmost/Rightmost Flag: Indicates whether the leftmost or rightmost 3 digits are provided.
Temperature Unit Flag: Indicates whether the temperature is in ${ }^{\circ} \mathrm{C}$ or ${ }^{\circ} \mathrm{F}$.
Open-circuit Flag: Turns ON (1) when an open-circuit is detected. The temperature data will be 7FF FFF if this flag is ON.

## Data Conversion Examples

Some examples of the data stored for various temperature inputs are provided below.

## Example 1

Temperature: $\quad 1,130.25^{\circ} \mathrm{C}$
$\times 100$ : 113025
Temperature Data: 01B981 (hexadecimal for 113025)

## Leftmost 3 Digits and Flags



## Rightmost 3 Digits and Flags

|  | Flags |  |  | x16 $6^{2}$ | x16 | x16 |  |
| :--- | ---: | ---: | :---: | :---: | :---: | :---: | :---: |
| Bits | 15 | 14 | 13 | 12 | 08 to 11 | 04 to 07 | 00 to 03 |
| Data | 1 | 0 | 0 | 0 | 9 | 8 | 1 |
|  |  |  |  |  |  |  |  |



## Example 2

Temperature: $\quad-100.12^{\circ} \mathrm{C}$
$\times 100$ : -10012
Temperature Data: FFD8E4 (hexadecimal for -10012)

## Leftmost 3 Digits and Flags



Rightmost 3 Digits and Flags


## Example 3

Temperature: $\quad-200.12^{\circ} \mathrm{F}$
$\times 100$ : -20012
Temperature Data: FFB1D4 (hexadecimal for -20012)

## Leftmost 3 Digits and Flags




## Rightmost 3 Digits and Flags




## Example 4

Temperature: $\quad$ Open circuit ( ${ }^{\circ} \mathrm{F}$ )
Temperature Data: 7FFFFFFF

## Leftmost 3 Digits and Flags



Rightmost 3 Digits and Flags



Note 1. Leftmost digits are stored in the lower memory addresses. Treat the data in the lower memory address as the leftmost digits when programming.
2. Be sure that the data is read at least once every 125 ms to allow for the CPU Unit's cycle time and communications time. Correct data may not be obtained if the read cycle is greater than 125 ms .

Programming Example The following programming example shows how to use 2-decimal-place Mode for the following PC configuration.


In this example, 100 times the temperature data for temperature input 0 is stored in binary form in DM 0100 to DM 0102.


The following program would be used.



Note The BCDL(59) instruction is only available with the CPM2A and CPM2C.
The data movements corresponding to the numbers in the above ladder programming example are illustrated in the following diagram.


## 3-3 CompoBus/S I/O Link Units

The CPM1A, CPM2A, or CPM2C (including the CPM2C-S) PCs can function as Slaves to a CompoBus/S Master Unit (or SRM1 CompoBus/S Master Control Unit) when a CompoBus/S I/O Link Unit is connected. The CompoBus/S I/O Link Unit establishes an I/O link of 8 inputs and 8 outputs between the Master Unit and the PC.

Note For the CPM1A, a CPM1A CPU Unit with 30 or 40 I/O points must be used to connected the CompoBus/S I/O Link Unit. It cannot be connected to a CPM1A CPU Unit with 10 or 20 I/O points.


Special Flat Cable, 2-core VCTF cable, or 4-core VCTF cable
(You cannot mix Special Flat Cable, 2-core VCTF cable, and 4-core VCTF cable. Use only one type of cable.)

| Cable | Model | Specifications |
| :--- | :--- | :--- |
| Special Flat Cable | SCA1-4F10 | 4-core flat cable, $0.75 \mathrm{~mm}^{2}$ |
| VCTF cable | --- | $0.75 \mathrm{~mm}^{2} \times 2$ cores or $0.75 \mathrm{~mm}^{2} \times 4$ cores <br> (JIS C 3306) |

From the standpoint of the CPU Unit, the 8 input bits and 8 output bits allocated to the CompoBus/S I/O Link Unit are identical to input and output bits allocated to Expansion I/O Units even though the CompoBus/S I/O Link Unit does not control actual inputs and outputs. The input and output bits allocated to the CompoBus/S I/O Link Unit are one side of an I/O link between the slave CPU Unit and the CPU Unit to which the Master Unit is connected.


## Specifications

| Item | Specification |
| :--- | :--- |
| Model number | CPM1A or CPM2A: CPM1A-SRT21 <br> CPM2C or CPM2C-S : CPM2C-SRT21 |
| Master/slave | CompoBus/S Slave |
| Number of I/O points | 8 input points, 8 output points |
| Number of words allocated <br> in CPU Unit I/O memory | 1 input word, 1 output word <br> (Allocated in the same way as Expansion I/O Units <br> and other Expansion Units) |
| Node number setting | Set using the DIP switch <br> (Set before turning on the CPU Unit's power supply.) |
| Current consumption | 50 mA |

## LED Indicators

| Indicator | Status | Meaning |
| :--- | :--- | :--- |
| COMM <br> (yellow) | ON | Communications in progress. |
|  | OFF | Communications stopped or error has occurred. |
| ERR <br> (red) | ON | A communications error has occurred. |
|  | OFF | Indicates normal communications or stand-by. |

## Usage Procedure




Wire the CompoBus/S transmission path.

The node number should be a unique number between 0 and 15 .
Use the DIP switch to set the CompoBus/S I/O Link Unit's node number, communications mode, and the status of output data when a communications error occurs.

Connect the CompoBus/S I/O Link Unit to a CompoBus/S transmission path.

## Connecting the

 CompoBus/S I/O Link UnitConnect the CompoBus/S I/O Link Unit to the CPU Unit. The number of CompoBus/S I/O Link Units that can be connected depends on the PC. Three Units can be connected to the CPM1A/CPM2A, five Units can be connected to the CPM2C, and three Units can be connected to the CPM2C-S. When Expansion I/O Units or other Expansion Units are also connected, they can be connected in any order from the CPU Unit.


## I/O Allocation

I/O words are allocated to the CompoBus/S I/O Link Unit in the same way as Expansion I/O Units or other Expansion Units, the next available input and output words are allocated. When " $m$ " is the last allocated input word and " $n$ " is the
last allocated output word, the CompoBus/S I/O Link Unit is allocated " $\mathrm{m}+1$ " as its input word and " $n+1$ " as its output word.

CompoBus/S I/O Link Unit


In the following example, a CompoBus/S I/O Link Unit is connected to a CPU Unit with 30 I/O points.


The input word $(m+1)$ contains the 8 bits of data from the Master Unit and two CompoBus/S communications flags.


Write the data to be transmitted to the Master Unit in the output word $(\mathrm{n}+1)$.


The 8 bits of I/O data are not always transmitted simultaneously. In other words, 8 bits of data transmitted from the Master CPU Unit at the same time will not always reach the Slave CPU Unit simultaneously, and 8 bits of data transmitted from the Slave CPU Unit at the same time will not always reach the Master CPU Unit simultaneously.
When the 8 bits of input data must be read together, modify the ladder program in the CPU Unit receiving the data. For example, read the input data twice in succession and accept the data only when the two values match.
Unused bits in the CompoBus/S I/O Link Unit's output word can be used as work bits, but unused bits in the output slaves cannot be used as work bits. Unused bits in input word cannot be used as work bits.

## Determining the Node Number and Making DIP Switch Settings

Node Number
The CompoBus/S I/O Link Unit is a Slave Unit with 8 input bits and 8 output bits. The node number setting is made using the DIP switch; the inputs and outputs share the same node number.
The range of possible node number settings is determined by the type of PC the Master Unit is mounted to and the settings on the Master Unit. For details refer to the CompoBus/S Operation Manual.

## DIP Switch Settings

Use the DIP switch to set the CompoBus/S I/O Link Unit's node number, communications mode, and the status of output data when a communications error occurs.

CPM1A-SRT21


| $\begin{gathered} \text { Pin } \\ \text { labels } \end{gathered}$ | Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1,2,4, \\ & \text { and } 8 \end{aligned}$ | Node Add Address 0 1 2 3 4 5 6 7 $1=O N, 0$ | $\begin{aligned} & \text { ss Setting } \\ & \text { Pins } \\ & \mathbf{8 4 2 1} \\ & 0000 \\ & 0001 \\ & 0010 \\ & 0011 \\ & 0100 \\ & 0101 \\ & 0110 \\ & 0111 \\ & \text { OFF } \end{aligned}$ | Address $\begin{aligned} & 8 \\ & 9 \\ & 10 \\ & 11 \\ & 12 \\ & 13 \\ & 14 \\ & 15 \end{aligned}$ | Pins 8421 <br> 1000 1001 1010 1011 <br> 1100 1101 1110 1111 |
| DR | ON | Long-distance communications mode (See note 2.) |  |  |
|  | OFF | High-speed communications mode |  |  |
| HOLD | ON | Retain inputs after a communications error. |  |  |
|  | OFF | Clear inputs after a communications error. |  |  |

Note 1. Always turn OFF the power supply before changing the DIP switch settings.
2. Never touch the DIP switch when the Unit is operating. Static electricity may cause operating errors.

Wiring the CompoBus/S Communications Path
3. The long-distance communications mode can be used only when one of the following Master Units is connected: C200HW-SRM21-V1, CQM1-SRM21-V1, or SRM1-C0 $\square$-V2.

Wire the CompoBus/S communications path as shown in the following diagrams.


CPM2C-SRT21
From the CompoBus/S communications path
BD L


## 3-4 DeviceNet I/O Link Unit

The CPM1A or CPM2A PCs can function as slaves to a DeviceNet master when a DeviceNet I/O Link Unit is connected. The DeviceNet I/O Link Unit establishes an I/O link of 32 inputs and 32 outputs between the master and the PC.
A maximum of 3 DeviceNet I/O Link Units, can be connected to a CPM2A or CPM1A to create I/O Links for up to 192 points ( 96 inputs and 96 outputs).


From the standpoint of the CPU Unit, the 32 input bits and 32 output bits allocated to the DeviceNet I/O Link Unit are identical to input and output bits allocated to Expansion I/O Units even though the DeviceNet I/O Link Unit does not control external inputs and outputs. The input and output bits allocated to the DeviceNet I/O Link Unit are one side of an I/O link between the slave CPU Unit and the CPU Unit to which the Master Unit is connected.


Note Refer to the DeviceNet Slaves Operation Manual (W347) for details on DeviceNet networks.

## Specifications

| Item | Specification |
| :--- | :--- |
| Model number | CPM1A-DRT21 |
| Master/slave | DeviceNet Slave |
| Number of I/O points | 32 input points, 32 output points |
| Number of words allocated <br> in CPU Unit I/O memory | 2 input words, 2 output words <br> (Allocated in the same way as Expansion I/O Units <br> and other Expansion Units) |
| Node number setting | Set using the rotary switches <br> (Set before turning ON the CPU Unit's power supply.) |
| Communications current <br> consumption | 30 mA |

## LED Indicators

| Indicator | Color | Status | Meaning |
| :---: | :---: | :---: | :---: |
| MS | Green | Lit | Normal status |
|  |  | Flashing | Switch settings being read |
|  | Red | Lit | Fatal hardware error (watchdog timer) |
|  |  | Flashing | Nonfatal error: Incorrect switch settings. |
|  | --- | OFF | Power not supplied. <br> Waiting for initialization to start. Reset in progress. |
| NS | Green | Lit | Network normal and communications established. |
|  |  | Flashing | Network normal and communications not established. |
|  | Red | Lit | Fatal communications error: Unit has detected network status preventing normal communications. <br> Node number duplications <br> Bus OFF detected. |
|  |  | Flashing | Nonfatal communications error: Communications timeout or communications error for one or more slaves. |
|  | --- | OFF | Waiting for node number check by master. Switch setting error. <br> Power not supplied. |

## Handling Unit Errors

If an error occurs in the DeviceNet I/O Link Unit, the Error Flags in AR 0200 to AR 0202 will be turned ON. The addresses of the Error Flags are in the order that the Expansion Units are connected in the PC, with AR 0200 used for the Expansion Unit closest to the CPU Unit. Use these flags in the program when it is necessary to detect errors.

## Usage Procedure



Connect the DeviceNet I/O Link Unit.

The node number should be a unique number between 0 and 63. Use the DIP switch to set the DeviceNet I/O Link Unit's baud rate and the status of output data when a communications error occurs.

Connect the DeviceNet I/O Link Unit to a DeviceNet transmission path.

Connecting the DeviceNet I/O Link Unit

Connect the DeviceNet I/O Link Unit to the CPU Unit. Up to three Units can be connected to the CPM1A/CPM2A. When Expansion I/O Units or other Expansion Units are also connected, they can be connected in any order from the CPU Unit.


## I/O Allocation

I/O words are allocated to the DeviceNet I/O Link Unit in the same way as Expansion I/O Units or other Expansion Units, the next available input and output words are allocated. When "m" is the last allocated input word and " n " is the last allocated output word, the DeviceNet I/O Link Unit is allocated " $m+1$ " as its input word and " $n+1$ " as its output word.


In the following example, a DeviceNet I/O Link Unit is connected to a CPU Unit with 30 I/O points.


All of the words allocated to the DeviceNet I/O Link Unit are used to read and write data between the CPU Unit of the DeviceNet I/O Link Unit and the CPU Unit of the DeviceNet master, as shown in the following illustration.


The 32 bits each of I/O data are not always transmitted simultaneously. In other words, 32 bits of data transmitted from the Master CPU Unit at the same time will not always reach the Slave CPU Unit simultaneously, and 32 bits of data transmitted from the Slave CPU Unit at the same time will not always reach the Master CPU Unit simultaneously.

When the 32 bits of input data must be read together, modify the ladder program in the CPU Unit receiving the data. For example, read the input data twice in succession and accept the data only when the two values match.
Unused bits in the DeviceNet I/O Link Unit's output words can be used as work bits if they are not used for output from the slave.
Unused bits in input word cannot be used as work bits.

## Determining the Node Number and Making DIP Switch Settings

Node Address Switches Use these switches to set the node address of the Unit.


Setting method: Two-digit decimal
Setting range: 0 to 63 (Do not set 64 to 99 .)

1. Set the rotary switches before turning ON the power supply. The switch settings are read only at startup.
2. Any node address from 0 through 63 can be set as long as it hasn't been set on another slave node.
3. If the node address is the same as one set on another node, a node address duplication error will occur and it won't be possible to start up network communications. Refer to the DeviceNet Slaves Operation Manual (W347) for details.

## DIP Switch

The DIP switch on the front of the DeviceNet I/O Link Unit is used to set the baud rate and whether to hold or clear the remote outputs when a communications error occurs in the slave.


The settings of the DIP switch pins are shown in the following table. All pins are set to OFF at the factory.

| Pin | Function | Setting |
| :--- | :--- | :--- |
| 1 | Baud rate | See the next table. |
| 2 | Not used | OFF |
| 3 | Hold/clear remote outputs for <br> communications error | OFF: Clear remote outputs <br> ON: Hold remote outputs |
| 4 |  |  |

## Baud Rate

Pins 1 and 2 are used to set the baud rate as shown in the following table.

| Pin 1 | Pin 2 | Baud rate | Max. transmission path length <br> (reference) |
| :--- | :--- | :--- | :--- |
| OFF | OFF | 125 kbps | 500 m |
| ON | OFF | 250 kbps | 250 m |
| OFF | ON | 500 kbps | 100 m |
| ON | ON | Not allowed. | --- |

Note 1. Always turn OFF the PC before changing the DIP switch settings.
2. Set the same baud rate on all of the nodes (Master and Slaves) in the Network. Any slaves with baud rates different from the master's rate won't be able to participate in communications and may cause a communications error between nodes that have been set properly.

Wiring the DeviceNet Communications Path

## Hold/Clear Remote Outputs

When the DeviceNet Unit is used as a slave, pin 4 is used to set whether to hold or clear remote outputs when a communications error occurs.

Note When using AR 02 (Expansion Unit Error Flags) in the program, turn ON pin 4 on the DIP switch. If communications are set to be cleared, the timing for clearing outputs and setting the Error Flags may not agree.

Wire the DeviceNet communications path as shown in the following diagram.


## DeviceNet Connectors

Use the following connectors.

| Model | Form and specifications |
| :---: | :---: |
|  | OMRON connector with screws (included with DeviceNet I/O Link Unit). |
| XW4B-05C4-TF-D | OMRON connector for multidrop connections (See note.) |

Note Use the XW4B-05C4-TF-D when wiring multidrop connections using Thick Cables.

Use the following screwdriver for the above connector.
XW4Z-00C



## I/O Response Time

Refer to the DeviceNet Slaves Operation Manual (W347) for details on the response time. The data read/write time for one cycle for the CPM1A-DRT21 is approximately 0.5 ms . Add a maximum of 1 ms to the $\mathrm{I} / \mathrm{O}$ response time.

## SECTION 4 Communications Functions

## This section describes how to use the communications functions provided in the CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) PCs.

4-1 Introduction ..... 226
4-1-1 Overview ..... 226
4-1-2 Wiring Ports ..... 226
4-2 CPM1/CPM1A Communications Functions ..... 227
4-2-1 Host Link Communications ..... 227
4-2-2 One-to-one NT Link Communications ..... 228
4-2-3 One-to-one PC Link Communications ..... 229
4-3 CPM2A/CPM2C Communications Functions ..... 231
4-3-1 Host Link Communications ..... 231
4-3-2 No-protocol Communications ..... 251
4-3-3 One-to-one NT Link Communications ..... 260
4-3-4 One-to-one PC Link Communications ..... 263
4-4 SRM1(-V2) Communications Functions ..... 268
4-4-1 Host Link Communications ..... 268
4-4-2 No-protocol Communications ..... 272
4-4-3 One-to-one NT Link Communications ..... 277
4-4-4 One-to-N NT Link Communications ..... 278
4-4-5 One-to-one PC Link Communications ..... 279
4-5 Host Link Commands ..... 281
4-5-1 IR/SR AREA READ - RR ..... 281
4-5-2 LR AREA READ - RL ..... 282
4-5-3 HR AREA READ - RH ..... 282
4-5-4 PV READ - RC ..... 282
4-5-5 TC STATUS READ - RG ..... 283
4-5-6 DM AREA READ - RD ..... 283
4-5-7 AR AREA READ - RJ ..... 284
4-5-8 IR/SR AREA WRITE - WR ..... 285
4-5-9 LR AREA WRITE - WL ..... 285
4-5-10 HR AREA WRITE - WH ..... 286
4-5-11 PV WRITE - WC ..... 286
4-5-12 TC STATUS WRITE - WG ..... 287
4-5-13 DM AREA WRITE - WD ..... 288
4-5-14 AR AREA WRITE - WJ ..... 288
4-5-15 SV READ 1 - R\# ..... 289
4-5-16 SV READ 2 - R\$ ..... 290
4-5-17 SV CHANGE 1 - W\# ..... 291
4-5-18 SV CHANGE 2 - W\$ ..... 292
4-5-19 STATUS READ - MS ..... 293
4-5-20 STATUS WRITE - SC ..... 294
4-5-21 ERROR READ - MF ..... 295
4-5-22 FORCED SET - KS ..... 296
4-5-23 FORCED RESET - KR ..... 297
4-5-24 MULTIPLE FORCED SET/RESET - FK ..... 298
4-5-25 FORCED SET/RESET CANCEL - KC ..... 299
4-5-26 PC MODEL READ - MM ..... 300
4-5-27 TEST - TS ..... 300
4-5-28 PROGRAM READ - RP ..... 301
4-5-29 PROGRAM WRITE - WP ..... 301
4-5-30 COMPOUND COMMAND - QQ ..... 302
4-5-31 ABORT - XZ ..... 304
4-5-32 INITIALIZE - ** ..... 304
4-5-33 TXD RESPONSE - EX ..... 304
4-5-34 Undefined Command - IC ..... 305

## 4-1 Introduction

## 4-1-1 Overview

CPM1/CPM1A
Communications

CPM2A/CPM2C
Communications
The CPM1/CPM1A can execute a variety of communications through its peripheral port via an RS-232C Adapter or an RS-422 Adapter.

## Host Link Communications

The CPM1/CPM1A PCs are compatible with the Host Link System, which allows up to 32 PCs to be controlled from a host computer. An RS-232C Adapter is used for $1: 1$ communications and an RS-422 Adapter and B500-AL004 Link Adapter are used for $1: \mathrm{N}$ communications.
A CPM1/CPM1A equipped with an RS-232C Adapter can also communicate with a OMRON Programmable Terminal using host link commands.
Refer to 4-2-1 CPM1/CPM1A Host Link Communications in this manual and 1-2-2 Host Link Communications in the CPM1 Operation Manual or 1-2-2 Host Link Communications in the CPM1A Operation Manual for more details.

## One-to-one PC Link

A data link can be created with a data area in another CPM1, CPM1A, CPM2A, CPM2C, CQM1, C200HX/HG/HE, or C200HS PC. An RS-232C Adapter is used to make the $1: 1$ connection.
Refer to 4-2-3 CPM1/CPM1A 1:1 PC Link Communications in this manual and 1-2-3 One-to-one PC Communications Links in the CPM1 Operation Manual or 1-2-3 One-to-one PC Communications Links in the CPM1A Operation Manual for more details.

## One-to-one NT Link

Using the 1:1 NT Link, the CPM1/CPM1A PC can connected to the OMRON Programmable Terminal (NT Link Interface) through an RS-232C Adapter.
Refer to 4-2-2 CPM1/CPM1A 1:1 NT Link Communications in this manual and 1-2-4 One-to-one NT Link Communications in the CPM1 Operation Manual or NT Link Communications in the CPM1A Operation Manual for more details.

The following types of communications can be executed through the ports of the CPM2A/CPM2C.

- Host Link communications with a host computer
- RS-232C communications with a computer or other device
- One-to-one PC Link communications with another PC
- One-to-one NT Link communications with OMRON Programmable Terminals

This section explains the required PC Setup and methods for using these types of communications.

SRM1(-V2) Communications The following types of communications can be executed through the ports of the SRM1(-V2).

- Host Link communications with a host computer
- RS-232C communications with a computer or other device
- One-to-one PC Link communications with another PC
- One-to-one NT Link communications with OMRON Programmable Terminals

Note One-to-one NT Link communications are not possible with the SRM1-C01, which is equipped with only a peripheral port. The SRM1-C01 may be connected to a PT through an RS-232C Adapter in Host Link mode.
4-1-2 Wiring Ports
Refer to the CPM1 Operation Manual, CPM1A Operation Manual, CPM2A Operation Manual, CPM2C Operation Manual, or SRM1 Master Control Units Operation Manual for information on wiring the communications ports.

## 4-2 CPM1/CPM1A Communications Functions

## 4-2-1 Host Link Communications

Host Link communications were developed by OMRON for the purpose of connecting PCs and one or more host computers by RS-232C cable, and controlling PC communications from the host computer. Normally the host computer issues a command to a PC, and the PC automatically sends back a response. Thus the communications are carried out without the PCs being actively involved. The PCs also have the ability to initiate data transmissions when direct involvement is necessary.

In general, there are two means for implementing Host Link communications. One is based on C-mode commands, and the other on FINS (CV-mode) commands. The CPM1/CPM1A supports C-mode commands only. For details on Host Link communications, refer to 4-5 Host Link Commands.

The CPM1/CPM1A's peripheral port settings must be set properly in order to use the Host Link communications, as shown in the following table.

| Word | Bit | Function |  |  |  | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM 6650 | 00 to 07 | Port settings ${ }^{1}$ <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6651 |  |  |  | 00 |
|  | 08 to 11 | Link area for 1:1 PC Link via peripheral port 0: LR 00 to LR 15 |  |  |  | 0 (Any value is OK) |
|  | 12 to 15 | Communications mode ${ }^{1}$ <br> 0: Host Link; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link |  |  |  | 0 |
| DM 6651 | 00 to 07 | $\begin{aligned} & \text { Baud rate }^{1} \\ & \text { 00: } 1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K} \end{aligned}$ |  |  |  | 00 (Any value is OK) |
|  | 08 to 15 | Frame format ${ }^{1}$     <br>  Start Length Stop Parity <br> 00: 1 bit 7 bits 1 bit Even <br> $01:$ 1 bit 7 bits 1 bit Odd <br> $02:$ 1 bit 7 bits 1 bit None <br> $03:$ 1 bit 7 bits 2 bit Even <br> $04:$ 1 bit 7 bits 2 bit Odd <br> $05:$ 1 bit 7 bits 2 bit None <br> $06:$ 1 bit 8 bits 1 bit Even <br> $07:$ 1 bit 8 bits 1 bit Odd <br> $08:$ 1 bit 8 bits 1 bit None <br> $09:$ 1 bit 8 bits 2 bit Even <br> $10:$ 1 bit 8 bits 2 bit Odd <br> $11:$ 1 bit 8 bits 2 bit None |  |  |  | 00 (Any value is $O K$ ) |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) ${ }^{1}$ 0000 to 9999: In ms. |  |  |  | 0000 |
| DM 6653 | 00 to 07 | Node number (Host Link) ${ }^{1}$ 00 to 31 (BCD) |  |  |  | 00 to 31 |
|  | 08 to 15 | Not used. |  |  |  | 00 (Any value is OK) |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON, and the default setting ( 0,00 , or 0000 ) will be used.
2. For information on the Host Link settings for another OMRON PC, refer to that PC's Operation Manual.
3. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

Communications mode: Host Link
Communications format: Standard settings
(1 start bit, 7-bit data; 2 stop bits, even parity, 9,600 bps)

Transmission delay: No
Node number: 00

## Example Program

This example shows a BASIC program that reads the status of the CPM1's inputs in IR 000. For more details, refer to 4-5 Host Link Commands.

An FCS (frame check sequence) check isn't performed on the received response data in this program. Be sure that the host computer's RS-232C port is configured correctly before executing the program.

```
1010 'CPM1 SAMPLE PROGRAM
1020 'SET THE COMMAND DATA
1030 S$="@00RR00000001"
1040 FCS=0
1050 FOR I=1 TO LEN(S$)
1060 FCS=FCS XOR ASC(MID$(S$,I,1))
1070 NEXT I
1080 FCS$=(FCS):IF LEN(FCS$)=1 THEN FCS$="0"+FCS$
1090 CLOSE 1
1100 CLS
1110 PRINT "SENDING COMMAND"
1120 OPEN "COM:E73" AS #1
1130 PRINT #1,S$ + FCS + CHR$(13);
1140 CLS
1150 PRINT "RECEIVING RESPONSE DATA"
1160 LINE INPUT #1,A$
1170 PRINT A$
1180 END
```


## 4-2-2 One-to-one NT Link Communications

Using the 1:1 NT Link, the CPM1/CPM1A PC can connected to the Programmable Terminal (NT Link Interface) through an RS-232C Adapter.

## CPM1 PCs

OMRON Programmable Terminal



CPM1 CPU Unit


## CPM1A PCs

OMRON Programmable Terminal




PC Setup Settings
The settings relating to $1: 1 \mathrm{NT}$ Link PC communications must be set as shown in the following table.

| Word | Bit | Function | Setting |
| :---: | :---: | :--- | :--- | :--- |
| DM 6650 | 00 to 07 | Port settings <br>  <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6651 | 00 <br> (Any val- <br> ue is OK) |
|  | 08 to 11 | Link area for 1:1 PC Link via peripheral port <br> 0: LR 00 to LR 15 | 0 <br> (Any val- <br> ue is OK) |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link | 4 |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON, and the default setting ( 0 or 00 ) will be used.
2. For information on the NT Link settings for another OMRON PC, refer to that PC's Operation Manual.
3. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.
Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No
Node number: 00

## 4-2-3 One-to-one PC Link Communications

In a 1:1 PC Link, a CPM1/CPM1A is linked to another CPM1/CPM1A, CPM2A/ CPM2C, CQM1, C200HX/HG/HE, or C200HS PC through an RS-232C Adapter and standard RS-232C cable. One of the PCs will serve as the Master and the other as the Slave. The 1:1 PC Link can connect up to 256 bits (LR 0000 to LR 1515) in the two PCs.

CPM1/CPM1A One-to-one PC Links

The following diagram shows a 1:1 PC Link between two CPM1s PCs. Refer to the CPM1A Operation Manual for the corresponding information on the CPM1A.

RS-232C Cable


The words used for the 1:1 PC Link are as shown below.


Limitations of 1:1 PC Links with a CPM1/CPM1A

PC Setup Settings

Only the 16 LR words from LR 00 to LR 15 can be linked in the CPM1/CPM1A, so use only those 16 words in the CQM1 or C200HS when making a 1:1 PC Link with one of those PCs. A 1:1 PC Link cannot be made to a CPM1/CPM1A PC using LR 16 through LR 63 in the CQM1, C200HX/HG/HE, or C200HS.

The settings relating to 1:1 PC Link communications must be set as shown in the following table.

| Word | Bit | Function | Setting (Master) | Setting (Slave) |
| :---: | :---: | :---: | :---: | :---: |
| DM 6650 | 00 to 07 | Port settings ${ }^{1}$ <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6651 | 00 (Any value is $O K$ ) | 00 (Any value is $O K$ ) |
|  | 08 to 11 | Link area for 1:1 PC Link via peripheral port 0: LR 00 to LR 15 | 0 | 0 (Any value is OK) |
|  | 12 to 15 | Communications mode ${ }^{1}$ <br> 0: Host Link; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link | 3 | 2 |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON, and the default setting ( 0 or 00 ) will be used.
2. For information on the 1:1 PC Link settings for another OMRON PC, refer to that PC's Operation Manual.
3. For information on CPM1/CPM1A 1:1 PC Link connections and wiring diagrams refer to 3-4-7 Host Link Connections in the CPM1 Operation Manual or CPM1A Operation Manual. For the SRM1(-V2) refer to 3-4-4 RS-232C Port Wiring in the SRM1 Master Control Unit Operation Manual.
4. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.
Communications mode: Host Link
Communications format: Standard settings
(1 start bit, 7-bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No
Node number: 00

## Example Program

This example shows ladder programs that copy the status of IR 000 in each CPM1/CPM1A to SR 200 in the other CPM1/CPM1A.

Program in the Master


Program in the Slave


| IR 000 | Write | $\xrightarrow[\mathrm{LR07}]{\mathrm{LR00}}$ | Writing area | $\longrightarrow$ | Reading area | $\xrightarrow[\text { LR07 }]{\text { LR00 }}$ | Read | SR 200 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SR 200 | Read | $\underline{\text { LR08 }}$ | Reading area |  | Writing area |  | Write | IR 000 |
|  |  | LR15 |  |  |  | LR15 |  |  |

## 4-3 CPM2A/CPM2C Communications Functions

This section describes how to use CPM2A/CPM2C (including the CPM2C-S) communications functions. Read this section if you are using Host Link, no-protocol, 1:1 NT Link, or 1:1 PC Link communications.

## 4-3-1 Host Link Communications

Host Link communications are a conversational-type communications protocol, in which the PC sends responses to commands issued from a host computer and can be used to read or write data in the PC's data areas and control some PC operations. There is no need for a communications program in the PC. Host Link communications can be used through the peripheral port or the CPM2A/ CPM2C's RS-232C port.


## CPM2A One-to-one Communications



Note When connecting to the peripheral port, an RS-232C Adapter or computer connection cable (CQM1-CIF01 or CQM1-CIF02) is necessary.

## CPM2C One-to-one Communications



Note The CSW1-CN226/626 can be connected directly to the CPU Unit. With the CPM2C-CIF01-V1, the cable switch (SW1) can be turned ON to enable connecting to a personal computer with a CS1W-CN226/CN626 Connecting Cable.

## CPM2A 1:N Communications



## CPM2C 1:N Communications



## Frame Transmission and Reception

In Host Link communications, the host computer ordinarily has the transmission right first and initiates the communications. The CPM2A/CPM2C then automatically sends a response.
Commands and responses are exchanged in the order shown in the illustration below. The block of data transferred in a single transmission is called a "frame." A single frame is configured of a maximum of 131 characters of data. The right to send a frame is called the "transmission right." The Unit that has the transmission right is the one that can send a frame at any given time. The transmission right is traded back and forth between the host computer and the CPM2A/ CPM2C each time a frame is transmitted. The transmission right is passed from the transmitting Unit to the receiving Unit when either a terminator (the code that marks the end of a command or response) or a delimiter (the code that sets frames apart) is received.


## Slave-initiated Communications

Data transmissions from the PC to the host computer can be initiated by the CPU Unit using TXD(48).


## Command and Response Formats

This section explains the formats for the commands and responses that are exchanged in Host Link communications.

## Command Format

When transmitting a command from the host computer, prepare the command data in the format shown below.

@
An "@" symbol must be placed at the beginning.

## Node No.

Identifies the CPM2A/CPM2C PC communicating with the host computer.
Specify the CPM2A/CPM2C's node number in the PC Setup (DM 6648, DM 6653).
Header Code
Set the 2-character command code.
Text
Set the command parameters.
FCS
Set a 2-character Frame Check Sequence code. See page 239.
Terminator
Set two characters, "*" and the carriage return (CHR\$(13)) to indicate the end of the command.

Response Format
The response from the CPM2A/CPM2C is returned in the format shown below. Prepare a program so that the response data can be interpreted and processed.

@, Node No., Header Code
Contents identical to those of the command are returned.

## End Code

The completion status of the command (e.g., whether or not an error has occurred) is returned.
Text
Text is returned only when there is data such as read data.
FCS
The set 2-character Frame Check Sequence is returned.

## Terminator

Set two characters, "*" and the carriage return (CHR\$(13)) to indicate the end of the response.

## Long Transmissions

The largest block of data that can be transmitted as a single frame is 131 characters. A command or response of 132 characters or more must therefore be divided into more than one frame before transmission. When a transmission is split, the ends of the first and intermediate frames are marked by a delimiter instead of a terminator.

## Dividing Commands



As each frame is transmitted by the host computer, the computer waits for the delimiter to be transmitted from the CPM2A/CPM2C. After the delimiter has been transmitted, the next frame will then be sent. This procedure is repeated until the entire command has been transmitted.


Frame (response)

## Dividing Responses

As each frame is received by the host computer, a delimiter is transmitted to the CPM2A/CPM2C. After the delimiter has been transmitted, the CPM2A/CPM2C will transmit the next frame. This procedure is repeated until the entire response has been transmitted.


## Precautions for Long Transmissions

When dividing commands such as WR, WL, WC, or WD that execute write operations, be careful not to divide into separate frames data that is to be written into a single word. As shown in the illustration below, be sure to divide frames so that they coincide with the divisions between words.

Frame 1 (131 characters maximum)


Frame 2 (128 characters maximum)


## FCS (Frame Check Sequence)

When a frame is transmitted, an FCS is placed just before the delimiter or terminator in order to check whether any data error has been generated. The FCS is 8-bit data converted into two ASCII characters. The 8-bit data is the result of an EXCLUSIVE OR performed on the data from the beginning of the frame until the end of the text in that frame (i.e., just before the FCS). Calculating the FCS each time a frame is received and checking the result against the FCS that is included in the frame makes it possible to check for data errors in the frame.



## Example Program for FCS

This example shows a BASIC subroutine program for executing an FCS check on a frame received by the host computer.
Normal reception data includes the FCS, delimiter or terminator, and so on. When an error occurs in transmission, however the FCS or some other data may not be included. Be sure to program the system to cover this possibility.

```
400 *FCSCHECK
```



```
420 Q = 0 : FCSCK$ = " "
430 A$ = RIGHT$ ( RESPONSE$ , 1)
440 PRINT RESPONSE$ , A$ , L
450 IF A$ = "*" THEN LENGS = LEN ( RESPONSE$ ) - 3
    ELSE LENGS = LEN ( RESPONSE$ ) - 2
4 6 0 \text { FCSP\$ = MID\$ ( RESPONSE\$ , LENGS + 1 , 2 ) , . ......... FCS data received}
4 7 0 \text { FOR I = 1 TO LENGS , . ...............................Number of characters in FCS}
480 Q = ASC ( MID$ ( RESPONSE$ , I , 1 ) ) XOR Q
4 9 0 ~ N E X T ~ I ~
500 FCSD$ = HEX$ ( Q )
510 IF LEN ( FCS0$ ) = 1 THEN FCSD$ = " 0 " + FCSD$ , . ........ FCS result
5 2 0 ~ I F ~ F C S D \$ ~ < ~ > ~ F C S P \$ ~ T H E N ~ F C S C K \$ ~ = ~ " ~ E R R ~ " ~
530 PRINT " FCSD$ = " ; FCSD$ , " FCSP$ = " ; FCSP$ , " FCSCK$ = " ; FCSCK$
540 RETURN
```


## Commands

| Header code | CPM2A/CPM2C Operating Mode |  |  | Name | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RUN | MONITOR | PROGRAM |  |  |
| RR | Valid | Valid | Valid | IR/WR/SR AREA READ | 281 |
| RL | Valid | Valid | Valid | LR AREA READ | 282 |
| RH | Valid | Valid | Valid | HR AREA READ | 282 |
| RC | Valid | Valid | Valid | TC PV READ | 282 |
| RG | Valid | Valid | Valid | TC STATUS READ | 283 |
| RD | Valid | Valid | Valid | DM AREA READ | 283 |
| RJ | Valid | Valid | Valid | AR AREA READ | 284 |
| WR | Not Valid | Valid | Valid | IR/WR/SR AREA WRITE | 285 |
| WL | Not Valid | Valid | Valid | LR AREA WRITE | 285 |
| WH | Not Valid | Valid | Valid | HR AREA WRITE | 286 |
| WC | Not Valid | Valid | Valid | TC PV WRITE | 286 |
| WG | Not Valid | Valid | Valid | TC STATUS WRITE | 287 |
| WD | Not Valid | Valid | Valid | DM AREA WRITE | 288 |
| WJ | Not Valid | Valid | Valid | AR AREA WRITE | 288 |
| R\# | Valid | Valid | Valid | SV READ 1 | 289 |
| R\$ | Valid | Valid | Valid | SV READ 2 | 290 |
| W\# | Not Valid | Valid | Valid | SV CHANGE 1 | 291 |
| W\$ | Not Valid | Valid | Valid | SV CHANGE 2 | 292 |
| MS | Valid | Valid | Valid | STATUS READ | 293 |
| SC | Valid | Valid | Valid | STATUS WRITE | 294 |
| MF | Valid | Valid | Valid | ERROR READ | 295 |
| KS | Not Valid | Valid | Valid | FORCED SET | 296 |
| KR | Not Valid | Valid | Valid | FORCED RESET | 297 |
| FK | Not Valid | Valid | Valid | MULTIPLE FORCED SET/RESET | 298 |
| KC | Valid | Valid | Valid | FORCED SET/RESET CANCEL | 299 |
| MM | Valid | Valid | Valid | PC MODEL READ | 300 |
| TS | Valid | Valid | Valid | TEST | 300 |
| RP | Valid | Valid | Valid | PROGRAM READ | 301 |
| WP | Not Valid | Not Valid | Valid | PROGRAM WRITE | 301 |
| QQ | Valid | Valid | Valid | COMPOUND COMMAND | 302 |
| XZ | Valid | Valid | Valid | ABORT (command only) | 304 |
| ** | Valid | Valid | Valid | INITIALIZE (command only) | 304 |
| EX | Valid | Valid | Not Valid | TXD RESPONSE (response only) | 304 |
| IC | --- | --- | --- | Undefined command (response only) | 305 |

Note ---: Not affected by the mode.

## Response Codes

| End code | Contents | Probable cause | Corrective measures |
| :---: | :---: | :---: | :---: |
| 00 | Normal completion | --- | --- |
| 01 | Not executable in RUN mode | The command that was sent cannot be executed when the PC is in RUN mode. | Check the relation between the command and the PC mode. |
| 02 | Not executable in MONITOR mode | The command that was sent cannot be executed when the PC is in MONITOR mode. |  |
| 04 | Address over | The user program area's highest address was exceeded. | Check the program. |
| OB | Not executable in PROGRAM mode | The command that was sent cannot be executed when the PC is in PROGRAM mode. | This code is not presently being used. |
| 13 | FCS error | The FCS is wrong. Either the FCS calculation is mistaken or there is adverse influence from noise. | Check the FCS calculation method. If there was influence from noise, transfer the command again. |
| 14 | Format error | The command format is wrong. | Check the format and transfer the command again. |
| 15 | Entry number data error | The read/write area specification is wrong. | Correct the areas and transfer the command again. |
| 16 | Command not supported | The specified command does not exist in the specified address. (Reading the SV, etc.) | Check the address and instruction. |
| 18 | Frame length error | The maximum frame length was exceeded. | Divide the command into multiple frames. |
| 19 | Not executable | Items to read not registered for composite command (QQ). | Execute QQ to register items to read before attempting batch read. |
| 23 | User memory write-protected | The memory is write-protected in the PC Setup. | Change the setting in the PC Setup (DM 6602). |
| A3 | Aborted due to FCS error in transmit data | The error was generated while a command extending over more than one frame was being executed. <br> Note: The data up to that point has already been written to the appropriate area of the CPU Unit. | Check for corrupted frames, correct if necessary, and try the transfer again. |
| A4 | Aborted due to format error in transmit data |  |  |
| A5 | Aborted due to entry number data error in transmit data |  |  |
| A8 | Aborted due to frame length error in transmit data |  |  |
| Other | --- | Influence from noise was received. | Transfer the command again. |

## Application Procedure



## Communications Switch Setting

The CPM2A's communications are controlled by the communications switch on the front of the CPU Unit and the CPM2C's communications are controlled by the DIP switch on the front of the CPU Unit.
CPM2A Communications Switch Setting
When the communications switch is set to OFF, communications through the peripheral port and RS-232C port are governed by the settings in the PC Setup.
When the communications switch is set to ON, communications through the peripheral port and RS-232C port are governed by the standard Host Link settings (1 start bit, 7 data bits, 2 stop bits, even parity, and 9,600 bps baud rate).
Note When a Programming Console is connected to the peripheral port, communications with the Programming Console are unaffected by either the communications switch or PC Setup.


An RS-232C Adapter is needed to perform Host Link communications from a peripheral port.

## CPM2C DIP Switch Settings

When SW2 is set to OFF, communications through the peripheral port are set to Programming Console protocol, regardless of the setting of pin 1 or the settings in the PC Setup.


When SW 2 is set to ON, the status of SW 1 determines whether communications through the peripheral port and RS-232C port are governed by the settings in the PC Setup or the standard settings ( 1 start bit, 7 data bits, 2 stop bits, even parity, and 9,600 bps baud rate).

| SW1 | Communications settings |
| :---: | :---: |
| OFF | The communications settings for the peripheral port and RS-232C port will be determined by the settings in the PC Setup (DM 6645 to DM 6649, DM 6650 to DM 6654). If a Programming Console is connected to the peripheral port, however, operation for that port will be in the Programming Console mode. |
| ON | The communications settings for the peripheral port and RS-232C port will be the standard settings. If a Programming Console is connected to the peripheral port, however, operation for that port will be in the Programming Console mode. |

An RS-232C Adapter is needed to perform Host Link communications from a peripheral port.
Note When performing host link communications via the peripheral port of a CPU Unit with a manufacturing number of 31800 or earlier (i.e., manufactured on or before April 31, 2000), set SW2 to ON. See above for details of the settings of SW2. When using a CPU Unit with a manufacturing number of 31800 or earlier (i.e., manufactured on or before April 31, 2000), do not change the setting of SW2 with a Programming Console, the CPM2C-CIF01-V1/11, or the CQM1-CIF01/02 connected. If the setting of SW2 is changed in this state, communications will be interrupted, and a communications error will be generated or the Programming Console will enter a "no-response" state (i.e., pressing the keys of the Programming Console will have no effect and the display will stay the same).

## Connecting the Cables

This section describes RS-232C connections.

## One-to-one Connections

The RS-232C port on the Host Link computer and the RS-232C port on the CPM2A/CPM2C or CPM1-CIF01 RS-232C Adapter are connected as shown in the following diagram when there is no CTS control on the RS-232C port. With the CPM2C, the CPM2C-CN111 and CS1W-CN118 connecting cables can be used in place of the RS-232C Adapter.


## One-to-N Connections

Set the DIP switch on the NT-AL001 RS-232C/RS-422 Conversion Adapter.


The RS-232C port with the NT-AL001 RS-232C/RS-422 Conversion Adapter and the RS-232C port of the CPM2A/CPM2C or CPM1-CIF01 RS-232C Adapter are connected as shown in the following diagram when there is no CTS control on the RS-232C port. A power supply of 5 VDC is supplied to the RS-232C/RS-422 Conversion Adapter. With the CPM2C, the CPM2C-CN111 and CS1W-CN118 connecting cables can be used in place of the RS-232C Adapter.

NT-AL001 RS-232C/RS-422
Conversion Adapter
RS-232C port


Note Do not connect external devices other than the NT-AL001 Conversion Adapter to the 5 VDC power supply of pin number 6 on the CPM2A/CPM2C's RS-232C port. Doing so may result in damage to the CPM2A/CPM2C or to the external device.

The PC Setup settings that are required depend on whether a peripheral port or an RS-232C port is used.

## Settings for RS-232C Port

Note If SW1 on the front panel of the CPU Unit is ON, the RS-232C port will operate with the default settings regardless of the settings in DM 6645 to DM 6649.

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps; Host Link unit number: 0) <br> 1: Settings in DM 6646 <br> (Other settings will cause a non-fatal error, the default setting will be used, and AR 1302 will turn ON.) | Match host parameters |
|  | 04 to 07 | CTS control settings 0 : Disable; 1: Set | 0 or 1 |
|  | 08 to 11 | Link words for 1:1 PC Link 0: LR 00 to LR 15; Other: Not effective | Any |
|  | 12 to 15 | Communications mode 0: Host Link (default setting); 1: RS-232C (no-protocol); 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link <br> (Other settings will cause a non-fatal error, the Host Link setting will be used, and AR 1302 will turn ON.) | 0 |
| DM 6646 | 00 to 07 | Baud rate: <br> 00: 1,200 bps 01: 2,400 bps 02: 4,800 bps 03: 9,600 bps 04: 19,200 bps | Match host parameters |
|  | 08 to 15 | Frame format     <br> 00: Start Length Stop Parity   <br> $01:$ 1 7 1 Even <br> $02:$ 1 7 1 Odd <br> $03:$ 1 7 1 None <br> $04:$ 1 7 2 Even <br> $05:$ 1 7 2 Odd <br> $06:$ 1 8 1 None <br> $07:$ 1 8 1 Even <br> $08:$ 1 8 1 Odd <br> $09:$ 1 8 2 Even <br> 10: 1 8 2 Odd <br> 11: 1 8 2 None <br> (Other settings will cause a non-fatal error, the default settings (03) will be     <br> used, and AR 1302 will turn ON.)     |  |
| DM 6647 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms , e.g., setting of 0001 equals 10 ms (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) | 0000 to 9999 |
| DM 6648 | 00 to 07 | 00 to 31 (BCD): Node number (Host Link) <br> (Other settings will cause a non-fatal error, the default setting (00) will be used, and AR 1302 will turn ON.) | 00 to 31 |
|  | 08 to 11 | Start code enable (RS-232C) <br> 0: Disable; 1: Use start code in DM 6649. | Any |
|  | 12 to 15 | End code enable (RS-232C) <br> 0 : Disable (number of bytes received) <br> 1: Use end code in DM 6649. <br> 2: CR, LF <br> (Other settings will cause a non-fatal error, the disable setting will be used, and AR 1302 will turn ON.) | Any |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6649 | 00 to 07 | Start code (01 to FF) (No-protocol, effective when bits 8 to 11 of DM 6648 are set to 1.) | Any |
|  | 00 to 15 | No. of bytes of data received (No-protocol, effective when bits 12 to 15 of DM 6648 are set to 0 .) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | Any |
|  |  | End code (00 to FF) <br> (No-protocol, effective when bits 12 to 15 of DM 6648 are set to 1.) |  |

## Settings for Peripheral Port

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6650 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps; Host <br> Link unit number: 0) <br> 1: Settings in DM 6651 <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) | Match host parameters |
|  | 04 to 11 | Not used | 0 |
|  | 12 to 15 | Communications mode <br> 0: Host Link or peripheral bus; 1: No-protocol <br> (Other settings will cause a non-fatal error, the Host Link setting (0) will be used, and AR 1302 will turn ON.) | 0 |
| DM 6651 | 00 to 07 | Baud rate <br> 00: 1,200 bps, 01: 2,400 bps, 02: 4,800 bps, 03: 9,600 bps, 04: 19,200 bps | Match host parameters |
|  | 08 to 15 | Frame format <br> (Other settings will cause a non-fatal error, the default settings (03) will be used, and AR 1302 will turn ON.) |  |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms . <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) | 0000 to 9999 |

Note 1. If SW1 on the front panel of the CPU Unit is ON, the peripheral port will operate with the default settings regardless of the settings in DM 6645 to DM 6649.
2. When connecting a computer running Support Software via the peripheral bus, turn OFF SW1 on the front panel of the CPU Unit and set DM 6650 to 0001 (Host Link). The CPU Unit will automatically switch to peripheral bus communications for the serial communications port.

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6653 | 00 to 07 | Node number (Host Link) <br> 00 to 31 (BCD) <br> (Other settings will cause a non-fatal error, the default setting (03) will be used, and AR 1302 will turn ON.) | 00 to 31 |
|  | 08 to 11 | Start code enable (Peripheral port) <br> 0 : Disable <br> 1: Use start code in DM 6654. | Any |
|  | 12 to 15 | End code enable (Peripheral port) <br> 0: Disable (number of bytes received) <br> 1: Use end code in DM 6654. <br> 2: CR, LF <br> (Other settings will cause a non-fatal error, the disable setting (0) will be used, and AR 1302 will turn ON.) | Any |
| DM 6654 | 00 to 07 | Start code <br> (Peripheral port, effective when bits 08 to 11 of DM 6653 are set to 1.) <br> 01 to FF (Hex) | Any |
|  | 08 to 15 | No. of bytes of data received (Peripheral port, effective when bits 12 to 15 of DM 6653 are set to 0 .) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | Any |
|  |  | End code (00 to FF) <br> (Peripheral port, effective when bits 12 to 15 of DM 6653 are set to 1.) |  |

## Issuing Commands from a Host Computer

This example shows a BASIC program that reads the status of the CPM2A/ CPM2C's inputs in IR 000. For more details see 4-5 Host Link Commands.
An FCS (frame check sequence) check isn't performed on the received response data in this program.
Be sure that the host computer's RS-232C port is configured correctly before executing the program.

```
1000
1010 , CPM2A/CPM2C Sample Program for BASIC
1020
1 0 5 0
1060 , ---Set value RS-232C SPEED:9600BPS,PARITY:EVEN,DATA:7,STOP:2---
1070 OPEN "COM:E73" AS #1
1080 *REPEAT
1090 ---Transmission data input---------------------------------------------------------
1100 INPUT " send data : ",send$
1110 , ---FCS Calculation-----------------------------------------------------
1120 FCS=0
1130 FOR IFCS = 1 TO LEN ( send$ )
1140 FCS = FCS XOR ASC( MID$ ( SEND$ , IFCS , 1 ) )
1150 NEXT
1 1 6 0 ~ F C S \$ ~ = ~ R I G H T \$ ~ ( ~ " 0 " ~ + ~ H E X \$ ~ ( ~ F C S ~ ) ~ , ~ 2 ~ ) ~
1170 , ---Communications execute-------------------------------------------------------
1180 ZZZ$ = SEND$ + SCS$ + "*" + CHR$(13)
1190 PRINT #1 , ZZZ$ ;
1200 ' ---Response check--
1210 RECCNT = 0 : TMP$ - ""
1220 *DRECLOOP
1230 IF LOC ( 1 ) < > 0 THEN *DREC1
1240 RECCNT = RECCNT + 1
1250 IF RECCNT = 5000 THEN *DRECERR ELSE *DRECLOOP
1260 *DREC1
1270 TMP$ = TMP$ + INPUT$ ( LOC (1 ) , #1 )
1280 IF RIGHT$ ( TMP$ , 1 ) = CHR$ (13) THEN *DRECEND ELSE RECCNT = 0 : GOTO *
DRECLOOP
1290 *DRECERR
1300 TMP$ = " No response !! " + CHR$ ( 13 )
1310 *DRECEND
1320 PRINT " receive data : " ; RECV$
1340 , ---Go to transmission data input----------------------------------------------
1350 GOTO *REPEAT
1360 , ---Processing complete------------------------------------------------------
1370 CLOSE #1
1380 END
```

Ladder Program (Mnemonics)

The unsolicited Host Link communications are executed using TXD(48).

| Mnemonic | Control | Contents |
| :---: | :--- | :--- |
| (@)TXD(48) | Communications port <br> output | Reads data from I/O memory and transmits <br> it in the specified frame format. |

Host Link communications are controlled with the following AR area flags.

| Word | Bit(s) | Contents |
| :---: | :---: | :---: |
| AR 08 | 00 to 03 | RS-232C Port Error Code <br> 0: Normal completion <br> 1: Parity error <br> 2: Frame error <br> 3: Overrun error |
|  | 04 | RS-232C Communications Error Flag ON: RS-232C port communications error occurred OFF: Normal |
|  | 05 | RS-232C Transmit Ready Flag ON: The PC is ready to transmit data. |
|  | 08 to 11 | Peripheral Port Error Code <br> 0 : Normal completion <br> 1: Parity error <br> 2: Frame error <br> 3: Overrun error |
|  | 12 | Peripheral Port Communications Error Flag ON: Peripheral port communications error occurred. |
|  | 13 | Peripheral Port Transmit Ready Flag ON: The PC is ready to transmit data. |

## Unsolicited Communications

A data transmission to the host computer is initiated by the PC.


When Host Link communications are being used, TXD(48) converts the N-bytes of data starting at S to ASCII, adds the Host Link header, FCS, and terminator, and transmits this data as a Host Link frame.

The transmitted Host Link frame will be as shown in the following diagram.


In the following program example $\operatorname{TXD}(48)$ is used to transmit data from an RS-232C port to a host computer. If AR 0805 (the RS-232C Transmit Ready Flag) is ON when IR 00100 turns ON, the ten bytes of data (DM 0100 to DM 0104) will be transmitted to the host computer, leftmost bytes first.


## 4-3-2 No-protocol Communications

## Overview

When no-protocol communications are used, data can be exchanged with serial devices such as bar code readers and serial printers using $\operatorname{TXD}(48)$ and RXD(47). No-protocol communications can be used with either an RS-232C port or peripheral port.
CPM2A Connections


CPM1-CIF01 RS-232C Adapter


CPM2C Connections


Note A CPM1-CIF01 RS-232C Adapter can also be used for no-protocol communications through the peripheral port, or for a CPM2C, a CPM2C-CIF01-V1 Periph-eral/RS-232C Adapter Unit can be used to connect to external devices. Refer to the CPM2C Operation Manual for details.

## Transmission Data Configuration

When no-protocol communications are used, $\operatorname{TXD}(48)$ is used to send data and RXD(47) to receive data. The maximum amount of data that can be either sent or received is 259 bytes, including the start and end codes.

## No Start or End Code:

| Data (Specified No. of bytes) |
| :--- |

## Only a Start Code:

$$
\begin{array}{|l|l}
\hline \text { ST } & \text { Data (Specified No. of bytes) }
\end{array}
$$

## Only an End Code:



## Both a Start and End Code:



End Code of CR, LF:

| Data (256 bytes max.) | CR | LF |
| :--- | :--- | :--- |

Start Code 00-FF/End Code CR,LF:

| ST | Data (256 bytes max.) | CR | LF |
| :--- | :--- | :--- | :--- |

Note 1. The start and end codes are set in DM 6648 to DM 6649 (RS-232C) or DM 6653 to DM 6654 (peripheral port) in the PC Setup.
2. When there are several start or end codes in the transmission, the first of each will be effective.
3. When the end code is accidentally duplicated in the transmission data and the transmission is stopped part way through, use CR and LF as the end code.
4. The start and end codes themselves are not transmitted and received.

## Transmission Flags

When sending data from the CPM2A/CPM2C, check that the Transmission Enable Flag is ON for executing $\operatorname{TXD}(48)$. The Transmission Enable Flag will turn

OFF while the data is being transmitted and will turn ON again when transmission is complete.
After the CPM2A/CPM2C has received data, the Receive Enable Flag turns ON. When $\operatorname{RXD}(47)$ is executed, the data received will be written to the specified words and the Reception Complete Flag will turn OFF.

| Flag | Peripheral port | RS-232C port |
| :--- | :--- | :--- |
| Transmit Ready Flag | AR 0813 | AR 0805 |
| Reception Completed Flag | AR 0814 | AR 0806 |

Note The CPM2A/CPM2C starts and completes data reception at the following points:

## Reception Start:

Start code disabled: Continually available for reception
Start code enabled: After start code is received

## Reception Complete:

When either the end code, the specified no. of bytes, or 256 bytes are received.

## Application Procedure



## Communications Switch

 SettingThe CPM2A's communications are controlled by the communications switch on the front of the CPU Unit and the CPM2C's communications are controlled by the DIP switch on the front of the CPU Unit.

## CPM2A Communications Switch Setting

Turn OFF the Communications switch when using no-protocol communications. No-protocol communications will not be possible if the communications switch is ON.


Note An RS-232C adapter is required for no-protocol communications on the peripheral port.

## CPM2C DIP Switch Settings

Turn OFF pin 1 of the DIP switch when using no-protocol communications so that communications through the RS-232C port are governed by the settings in the PC Setup (DM 6645 to DM 6649).
Front View
CPU Unit with Relay Out-
puts via Terminal Block

Note An RS-232C Adapter is needed to perform no-protocol communications through the peripheral port.

## Connecting the Cables

This section describes RS-232C connections.
The RS-232C port on the serial device and the RS-232C port of the CPM2A/ CPM2C or CPM1-CIF01 RS-232C Adapter are connected as shown in the fol-
lowing diagram. With the CPM2C, the CPM2C-CN111 and CS1W-CN118 connecting cables can be used in place of the RS-232C Adapter.


## Recommended Cables

From Fujikura Densen
UL2464 AWG25X5P IFS-RVV-SB (UL-compliant)
AWG28X5P IFVV-SB (not UL-compliant)
From Hitachi
UL2464-SB (MA) 5PX28AWG (7/0.127) (UL-compliant)
CO-MA-VV-SB 5PX28AWG (7/0.127) (not UL-compliant)
PC Setup
The PC Setup settings that are required depend on whether a peripheral port or an RS-232C port is used.
Settings for RS-232C Port

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps; Host Link unit number: 0) <br> 1: Settings in DM 6646 <br> (Other settings will cause a non-fatal error, the default setting will be used, and AR 1302 will turn ON.) | As required |
|  | 04 to07 | CTS control settings 0 : Disable; 1: Set |  |
|  | 08 to 11 | Link words for 1:1 PC Link 0: LR 00 to LR 15; Other: Not effective | Any |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link <br> (Other settings will cause a non-fatal error, the Host Link setting will be used, and AR 1302 will turn ON.) | 1 |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6646 | 00 to 07 | Baud rate 00: 1,200 bps; 01: 2,400 bps; 02: 4,800 bps; 3: 9,600 bps; 04: 19,200 bps | As required |
|  | 08 to 15 |  |  |
| DM 6647 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms , e.g., setting of 0001 equals 10 ms (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) | $\begin{aligned} & 0000 \text { to } \\ & 9999 \end{aligned}$ |
| DM 6648 | 00 to 07 | 00 to 31 (BCD): Node number (Host Link) <br> (Other settings will cause a non-fatal error, the default setting (00) will be used, and AR 1302 will turn ON.) | As required |
|  | 08 to 11 | Start code enable (RS-232C) <br> 0: Disable; 1: Use start code in DM 6649. | 0 or 1 |
|  | 12 to 15 | End code enable (RS-232C) <br> 0: Disable (number of bytes received) <br> 1: Use end code in DM 6649. <br> 2: CR, LF <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) | 0 to 2 |
| DM 6649 | 00 to 07 | Start code (00 to FF) <br> (No-protocol, effective when bits 8 to 11 of DM 6648 are set to 1.) | 00 to FF |
|  | 08 to 15 | No. of bytes of data received (No-protocol, effective when bits 12 to 15 of DM 6648 are set to 0 .) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | 00 to FF |
|  |  | End code (00 to FF) <br> (No-protocol, effective when bits 12 to 15 of DM 6648 are set to 1.) | 00 to FF |

Note If SW1 on the front panel of the CPU Unit is ON, the RS-232C port will operate with the default settings regardless of the settings in DM 6645 to DM 6649.
Settings for Peripheral Port

| Word | Bit | Function | Setting |
| :---: | :--- | :--- | :---: |
| DM 6650 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps; Host Link <br> unit number: 0) <br> 1: Settings in DM 6651 <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and <br> AR 1302 will turn ON.) | As required |
|  | 04 to 11 | Not used | Communications mode <br> 0: Host Link or peripheral bus; 1: No-protocol <br> (Other settings will cause a non-fatal error, the Host Link setting will be used, and <br> AR 1302 will turn ON.) |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6651 | 00 to 07 | Baud rate <br> 00: 1,200 bps; 01: 2,400 bps; 02: 4,800 bps; 03: 9,600 bps; 04: 19,200 bps | As required |
|  | 08 to 15 |  |  |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms . <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) | $\begin{aligned} & 0000 \text { to } \\ & 9999 \end{aligned}$ |
| DM 6653 | 00 to 07 | 00 to 31 (BCD): Node number (Host Link) <br> (Other settings will cause a non-fatal error, the default setting (00) will be used, and AR 1302 will turn ON.) | As required |
|  | 08 to 11 | Start code enable (Peripheral port) <br> 0 : Disable <br> 1: Use start code in DM 6654. | 0 or 1 |
|  | 12 to 15 | End code enable (Peripheral port) <br> 0: Disable (number of bytes received) <br> 1: Use end code in DM 6654. <br> 2: CR. LF <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) | 0 to 2 |
| DM 6654 | 00 to 07 | Start code (00 to FF) <br> (Peripheral port, effective when bits 8 to 11 of DM 6653 are set to 1.) | 00 to FF |
|  | 08 to 15 | No. of bytes of data received (Peripheral port, effective when bits 12 to 15 of DM 6653 are set to 0 .) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | 00 to FF |
|  |  | End code (00 to FF) <br> (Peripheral port, effective when bits 12 to 15 of DM 6653 are set to 1) | 00 to FF |

Note 1. If SW1 on the front panel of the CPU Unit is ON, the peripheral port will operate with the default settings regardless of the settings in DM 6645 to DM 6649.
2. When connecting a computer running Support Software via the peripheral bus, turn OFF SW1 on the front panel of the CPU Unit and set DM 6650 to 0001 (Host Link). The CPU Unit will automatically switch to peripheral bus communications for the serial communications port.

## Program

The following instructions are used in no-protocol communications.

| Mnemonic | Control | Contents |
| :---: | :--- | :--- |
| (@)TXD(48) | Communications <br> port output | Reads data from I/O memory and transmits it in <br> the specified frame format (the start and end <br> codes can be enabled/disabled). |
| (@)RXD(47) | Communications <br> port input | Receives data in the specified frame format (the <br> start and end codes can be enabled/disabled) <br> and stores only the data in I/O memory. |

No-protocol communications are controlled with the following AR area flags.

| Word | Bit(s) | Contents |
| :---: | :---: | :---: |
| AR 08 | 00 to 03 | RS-232C Port Error Code <br> 0: Normal completion; <br> 1: Parity error; <br> 2: Frame error; <br> 3: Overrun error |
|  | 04 | RS-232C Communications Error Flag ON: RS-232C port communications error occurred. OFF: Normal |
|  | 05 | RS-232C Transmit Ready Flag ON: The PC is ready to transmit data. |
|  | 06 | RS-232C Reception Completed Flag ON: The PC has completed reading data. |
|  | 07 | RS-232C Reception Overflow Flag ON: A reception overflow has occurred. |
|  | 08 to 11 | Peripheral Port Error Code <br> 0: Normal completion; 1: Parity error; <br> 2: Frame error; <br> 3: Overrun error |
|  | 12 | Peripheral Port Communications Error Flag ON: A peripheral port communications error occurred. OFF: Normal |
|  | 13 | Peripheral Port Transmit Ready Flag ON: The PC is ready to transmit data. |
|  | 14 | Peripheral Port Reception Completed Flag ON : The PC has completed reading data. |
|  | 15 | Peripheral Port Reception Overflow Flag ON: A reception overflow has occurred. |
| AR 09 | 00 to 15 | RS-232C Port Reception Counter (4 digits BCD) |
| AR 10 | 00 to 15 | Peripheral Port Reception Counter (4 digits BCD) |

## No-protocol Data Transmission

TXD(48) is used to transmit data to RS-232C devices.


S: Leading address of data to be transmitted
C: Control data
N N: Number of bytes to be transmitted (BCD: 0001 to 0256)


When no-protocol communications are being used, TXD(48) transmits N bytes of data beginning at $S$.

## No-protocol Data Reception

$\operatorname{RXD}(47)$ is used to receive data from RS-232C devices.

| (@)RXD(47) |  |
| ---: | ---: |
|  | S |
| C |  |
|  | N |

D: Leading address for storing reception data
C: Control data
N: Number of bytes to receive (BCD: 0001 to 0256)


0: RS-232C port 1: Peripheral port
The following program example is for no-protocol communications conducted through a RS-232C port using TXD(48) and RXD(47) instructions.
If AR 0805 (the RS-232C Transmit Ready Flag) is ON when 00100 turns ON, then data from DM 0100 to DM 0104 is transmitted from leftmost bytes to rightmost bytes. When AR 0806 (the Reception Completed Flag) turns ON, 256 bytes of received data are read and written to DM 0200 from leftmost bytes to rightmost bytes.


## 4-3-3 One-to-one NT Link Communications

The NT Link allows a CPM2A/CPM2C PC to be connected directly to an OMRON Programmable Terminal. There is no need for a communications program on the PC. The NT Link can be used with an RS-232C port.

## CPM2A Connection



CPM2C/CPM2C-S 1:1 NT Link Connection


Note The Programmable Terminal cannot be connected using a peripheral port connection when communicating via a $1: 1$ NT Link.

## Application Procedure



## Communications Switch Setting

The CPM2A's communications are controlled by the communications switch on the front of the CPU Unit and the CPM2C's communications are controlled by the DIP switch on the front of the CPU Unit.

CPM2A Communications Switch Setting
Turn OFF the communications switch when using 1:1 NT Link communications. One-to-one NT Link communications will not be possible if the communications switch is ON.


## CPM2C DIP Switch Settings

Turn OFF pin 1 of the DIP switch when using 1:1 NT Link communications so that communications through the RS-232C port are governed by the settings in the PC Setup (DM 6645 to DM 6649).


When using an NT Link with a CPM2A/CPM2C PC, the following settings must be made to the PC Setup (DM 6645) using a Programming Device.

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps; Host Link unit number: 0 ) <br> 1: Settings in DM 6646 <br> (Other settings will cause a non-fatal error, the default setting (00) will be used, and AR 1302 will turn ON.) | Any |
|  | 04 to 07 | CTS control settings <br> 0: Disable <br> 1: Set | Any |
|  | 08 to 11 | Link area for 1:1 PC Link 0: LR 00 to LR 15 <br> (Other settings: Disabled) | Any |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; <br> 4: 1:1 NT Link <br> (Other settings will cause a non-fatal error, the Host Link setting will be used, and AR 1302 will turn ON.) | 4 |

For information on the 1:1 NT Link settings of an OMRON Programmable Terminal, refer to that PT's Operation Manual.

## Connecting the Cables

This section describes RS-232C connections.
The RS-232C port on the Programmable Terminal and the RS-232C port on the CPM2A/CPM2C or CPM1-CIF01 RS-232C Adapter are connected as shown in the following diagram when there is no CTS control on the RS-232C port. With the CPM2C, the CPM2C-CN111 and CS1W-CN118 connecting cables are used.

| OMRON PT |  | RS-232C port |  |
| :---: | :---: | :---: | :---: |
| Signal | Pin No. | Signal | Pin No. |
| - | 1 | - | 1 |
| SD | 2 | SD | 2 |
| RD | 3 | RD | 3 |
| RS | 4 | RS | 4 |
| CS | 5 | CS | 5 |
| - | 6 | - | 6 |
| - | 7 | - | 7 |
| - | 8 | - | 8 |
| SG | 9 | SG | 9 |
| Hood |  | Hood |  |

## 4-3-4 One-to-one PC Link Communications

A 1:1 PC Link of up to 256 bits (LR0000 to LR1515) can be created with the data area of another CPM2A/CPM2C, CQM1, CPM1, CPM1A, SRM1(-V2), or a C200HX/HG/HE PC, where one serves as the Master, the other as a Slave. There is no need for a communications program on the PC.

The 1:1 PC Link can be used with an RS-232C port.

## One-to-one PC Link




Note Even though the peripheral port on the CPM2C-CIF01-V1 can output RS-232C, this port cannot be used for one-to-one link communications.

PC Links with Other PCs The link relay area on CPM2A/CPM2C PCs is only 16 words, LR00 to LR15. When performing a 1:1 PC Link with a CPM2A/CPM2C PC and a CQM1, C200HS, or C200HX/HE/HG use the corresponding 16 words, LR00 to LR15 on the CQM1, C200HS, or C200HX/HE/HG PC. A 1:1 PC Link with a CPM2A/ CPM2C PC cannot be formed using LR16 to LR 63.

## Application Procedure


$\square$ Connect a 1:1 PC Link with another PC.

Communications Switch Setting

The CPM2A's communications are controlled by the communications switch on the front of the CPU Unit and the CPM2C's communications are controlled by the DIP switch on the front of the CPU Unit.

## CPM2A Communications Switch Setting

Turn OFF the Communications switch when using 1:1 PC Link communications. One-to-one PC Link communications will not be possible if the communications switch is ON.


## CPM2C DIP Switch Settings

Turn OFF pin 1 of the DIP switch when using 1:1 PC Link communications so that communications through the RS-232C port are governed by the settings in the PC Setup (DM 6645 to DM 6649).


| Pin settings | RS-232C port communications |
| :--- | :--- |
| Pin 1 |  |
| OFF | Governed by the PC Setup <br> (DM 6645 to DM 6649) |
| OFF | Governed by standard settings |
| ON |  |
| ON |  |

When creating a 1:1 PC Link with a CPM2A/CPM2C PC, use a Programming Device to make the following settings to the PC Setup (DM 6645) in the Master and Slave.

| Word | Bit | Function | Master <br> Setting | Slave <br> Setting |
| :--- | :--- | :--- | :--- | :--- |
| DM 6645 | 00 to 03 | Port settings <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6646 <br> (Other settings will cause a non-fatal error, the default setting (00) will be <br> used, and AR 1302 will turn ON.) | Any | Any |
|  | 04 to07 | CTS control settings <br> 0: Disable <br> $1:$ Set | 0 | 0 |
|  | 08 to 11 | Link area for 1:1 PC Link <br> 0: LR 00 to LR 15 <br> (Other settings: Disabled) | 0 | 0 |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; <br> 3: 1:1 PC Link Master; 4: 1:1 NT Link <br> (Other settings will cause a non-fatal error, the Host Link setting will be <br> used, and AR 1302 will turn ON.) | 3 | 2 |

For information on the 1:1 PC Link settings of another OMRON PC, refer to that PC's Operation Manual.

## Connecting the Cables

This section describes the RS-232C connection.
The RS-232C cable used for 1:1 PC Links is a cross connection cable. When there is no CTS control on the RS-232C port, the connection is made as shown in the following diagram. With the CPM2C, the CPM2C-CN111 and CS1WCN118 connecting cables are used.

| RS-232 | port | RS-232 | C port |
| :---: | :---: | :---: | :---: |
| Signal | Pin No. | Signal | Pin No. |
| - | 1 | - | 1 |
| SD | 2 | SD | 2 |
| RD | 3 | RD | 3 |
| RS | 4 | RS | 4 |
| CS | 5 | CS | 5 |
| - | 6 | - | 6 |
| - | 7 | - | 7 |
| - | 8 | - | 8 |
| SG | 9 | SG | 9 |
|  |  | Hood |  |

Recommended cables
XW2Z-200T: $\quad 2 \mathrm{~m}$ XW2Z-500T: 5m

## 4-4 SRM1(-V2) Communications Functions

## 4-4-1 Host Link Communications

Host Link communications were developed by OMRON for the purpose of connecting PCs and one or more host computers by RS-232C cable, and controlling PC communications from a host computer. Normally the host computer issues a command to a PC, and the PC automatically sends back a response. Thus the communications are carried out without the PCs being actively involved. The PCs also have the ability to initiate data transmissions when direct involvement is necessary.
In general, there are two means for implementing Host Link communications. One is based on C-mode commands, and the other on FINS (CV-mode) com-
mands. The SRM1(-V2) supports C-mode commands only. For details on Host Link communications, refer to 4-5 Host Link Commands.

PC Setup Settings
The SRM1(-V2)'s peripheral port and RS-232C port settings must be set properly in order to use the Host Link communications, as shown in the following table.

| Word | Bit | Function |  |  | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Peripheral Port Settings <br> The following settings are effective after transfer to the PC. |  |  |  |  |  |
|  |  |  |  |  |  |
| DM 6650 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 1: Settings in DM 6651 <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) |  |  | To match host parameters |
|  | 04 to 07 | Not used. |  |  | 0 |
|  | 08 to 11 | Not used. |  |  | 0 |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) |  |  | 0 : Host Link |
| DM 6651 | 00 to 07 | $\begin{aligned} & \text { Baud rate } \\ & 00: 1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K} \end{aligned}$ |  |  | To match host parameters |
|  | 08 to 15 |  |  |  | To match host parameters |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms . <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) |  |  | To match host parameters |
| DM 6653 | 00 to 07 | Node number (Host Link) $00 \text { to } 31 \text { (BCD) }$ <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) |  |  | 00 to 31 |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM 6650 are set to 1.) <br> 0: Disable <br> 1: Set |  |  | Any |
|  | 12 to 15 | End code enable (RS-232C, effective when bits 12 to 15 of DM 6650 are set to 1.) <br> 0 : Disable (number of bytes received) <br> 1: Set (specified end code) <br> 2: CR, LF |  |  | Any |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6654 | 00 to 07 | Start code (effective when bits 08 to 11 of DM6650 are set to 1.) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes | Any |
|  | 08 to 15 | End code (no-protocol) <br> When bits 12 to 15 of DM6653 are set to 0 : 00: 256 bytes <br> 01 to FF: 1 to 255 bytes <br> When bits 12 to 15 of DM6653 are set to 1 : <br> Setting: 00 to FF (Hex) | Any |

Note If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

| Communications mode: | Host Link |
| :--- | :--- |
| Communications format: | Standard settings <br> $(1$ start bit, 7-bit data; 2 stop bits, even parity, <br>  <br> 9,600 bps) |
| Transmission delay: | No |
| Node number: | 00 |


| Word | Bit | Function |  |  |  | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS-232C Port Settings <br> The following settings are effective after transfer to the PC. |  |  |  |  |  |  |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 1: Settings in DM 6646 |  |  |  | To match host parameters |
|  | 04 to 07 | CTS control settings 0 : Disable; 1: Set |  |  |  | 0 |
|  | 08 to 11 | When using a 1:1 PC Link: Sets the link words for 1:1 PC Link. $0: \text { LR } 00 \text { to LR } 15$ <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 |  |  |  |  |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link; 5: 1:N NT Link <br> (Any other setting specifies Host Link mode, causes a non-fatal error, and turns ON AR 1302.) <br> The 1:N NT Link is supported by SRM1-C02-V2 only. |  |  |  | 0 |
| DM 6646 | 00 to 07 | Baud rate00: 1.2K, 01: 2.4K, 02: 4.8K, 03: 9.6K, 04: 19.2K |  |  |  | To match host parameters |
|  | 08 to 15 | Frame format     <br>  Start Length Stop Parity <br> $00:$ 1 bit 7 bits 1 bit Even <br> $01:$ 1 bit 7 bits 1 bit Odd <br> $02:$ 1 bit 7 bits 1 bit None <br> $03:$ 1 bit 7 bits 2 bit Even <br> $04:$ 1 bit 7 bits 2 bit Odd <br> $05:$ 1 bit 7 bits 2 bit None <br> $06:$ 1 bit 8 bits 1 bit Even <br> $07:$ 1 bit 8 bits 1 bit Odd <br> $08:$ 1 bit 8 bits 1 bit None <br> $09:$ 1 bit 8 bits 2 bit Even <br> $10:$ 1 bit 8 bits 2 bit Odd <br> $11:$ 1 bit 8 bits 2 bit None |  |  |  | To match host parameters |
| DM 6647 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms , e.g., setting of 0001 equals 10 ms |  |  |  | To match host parameters |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6648 | 00 to 07 | Node number (Host Link, effective when bits 12 to 15 of DM 6645 are set to 0.) 00 to 31 (BCD) | 00 to 31 |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) 0 : Disable; 1: Set | Any |
|  | 12 to 15 | End code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) <br> 0 : Disable (number of bytes received) <br> 1: Set (specified end code) <br> 2: CR, LF | Any |
| DM 6649 | 00 to 07 | Start code (RS-232C) 00: 256 bytes 01 to FF: 1 to 255 bytes | Any |
|  | 08 to 15 | End code enable (RS-232C) 00 to FF (BIN) | Any |

Note If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

Communications mode: Host Link
Communications format: Standard settings
(1 start bit, 7-bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No
Node number: 00

## Example Program

This example shows a BASIC program that reads the status of the SRM1(-V2)'s inputs in IR 000. For more details, refer to 4-5 Host Link Commands.
An FCS (frame check sequence) check isn't performed on the received response data in this program. Be sure that the host computer's RS-232C port is configured correctly before executing the program.

```
1000
1010 'SRM1 Sample Program for BASIC
1020
1050
1060, ----- Set value RS-232C SPEED:9600BPS,PARITY:EVEN,DATA:7,STOP:2 ---
1070 OPEN "COM:E73" AS #1
1080 *REPEAT
1090
1100
1110
1120
1130
1220 *DRECLOOP
1230 IF LOC(1)<>0 THEN *DREC1
1240 RECCNT=RECCNT+1
1250 IF RECCNT=5000 THEN *DRECERR ELSE *DRECLOOP
1260 *DREC1
1270 TMP$=TMP$+INPUT$(LOC (1) ,#1)
1280 IF RIGHT$(TMP$,1)=CHR$(13) THEN *DRECEND ELSE RECCNT=0:GOTO *DRECLOOP
1290 *DRECERR
```

```
1300 TMP$="No response!!"+CHR$ (13)
1310 *DRECEND
1320 RECV$=TMP$
1330 PRINT "receive data:";RECV$
1340 '------ Go to transmission data input-----------------------
1350 GOTO *REPEAT
1360 ,------ Processing complete
1370 CLOSE #1
1380 END
```


## 4-4-2 No-protocol Communications

This section explains no-protocol (RS-232C) communications. No-protocol communications allow data to be exchanged with standard RS-232C devices such as printers and bar code readers. Data can be printed out by a printer or read by a bar code reader. Handshaking is not supported for no-protocol communications.

## Communications Procedure

## Transmissions

1, 2, 3... 1. Check to see that AR 0805 (the RS-232C Port Transmit Ready Flag) has turned ON.
2. Use the $\operatorname{TXD}(48)$ instruction to transmit the data.


S: Leading word no. of data to be transmitted
C: Control data
N: Number of bytes to be transmitted (4 digits BCD), 0000 to 0256

From the time this instruction is executed until the data transmission is complete, AR 0805 ( or AR0813 for the peripheral port) will remain OFF. (It will turn ON again upon completion of the data transmission.)
Start and end codes are not included when the number of bytes to be transmitted is specified. The largest transmission that can be sent with or without start and end codes in 256 bytes, N will be between 254 and 256 depending on the designations for start and end codes. If the number of bytes to be sent is set to 0000, only the start and end codes will be sent.


To reset the RS-232C port (i.e., to restore the initial status), turn on SR 25209. To reset the peripheral port, turn on SR 25208. These bits will turn OFF automatically after the reset.

## Receptions

1, 2, 3... 1. Confirm that AR 0806 (RS-232C Reception Complete Flag) or AR 0814 (Peripheral Reception Complete Flag) is ON.
2. Use the $R X D(47)$ instruction to receive the data.


D: Leading word no. for storing reception data
C: Control data Bits 00 to 03

0 : Leftmost bytes first
1: Rightmost bytes first
Bits 12 to 15
0: RS-232C port
1: Peripheral port
N : Number of bytes stored (4 digits BCD), 0000 to 0256
3. The results of reading the data received will be stored in the AR area. Check to see that the operation was successfully completed. The contents of these bits will be reset each time RXD(47) is executed.

| RS-232C <br> port | Peripheral <br> port | Error |
| :--- | :--- | :--- |
| AR 0800 to <br> AR 0803 | AR 0808 to <br> AR 0811 | RS-232C port error code (1 digit BCD) 0: Normal <br> completion 1: Parity error 2: Framing error 3: Over- <br> run error |
| AR 0804 | AR0812 | Communications error |
| AR 0807 | AR0815 | Reception Overrun Flag (After reception was com- <br> pleted, the subsequent data was received before the <br> data was read by means of the RXD(47) instruction.) |
| AR 09 | AR10 | Number of bytes received |

To reset the RS-232C port (i.e., to restore the initial status), turn ON SR 25209. To reset the peripheral port, turn ON SR 25208. These bits will turn OFF automatically after the reset.

The start code and end code are not included in AR 09 or AR 10 (number of bytes received).

The data will be as follows: " 31323132313231323132 CR LF"

When the peripheral port is used to conduct no-protocol communications, the following settings must be made from the Programming Device to DM 6650 to DM 6653 in the SRM1(-V2).

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| Peripheral Port Settings <br> The following settings are effective after transfer to the PC. |  |  |  |
| DM 6650 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 1: Settings in DM 6651 <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) | As required |
|  | 04 to 07 | Not used. | 0 |
|  | 08 to 11 | Not used. | 0 |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol <br> (Other settings will cause a non-fatal error, the default setting (0) will be used, and AR 1302 will turn ON.) | 1: No-protocol |


| Word | Bit | Function |  |  |  | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DM 6651 | 00 to 07 | Baud rate00: $1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K}$ |  |  |  | As required |
|  | 08 to 15 |  |  |  |  | As required |
| DM 6652 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms . <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) |  |  |  | To match host parameters |
| DM 6653 | 00 to 07 | Node number (Host Link) <br> 00 to 31 (BCD) <br> (Other settings will cause a non-fatal error, the default setting (0000) will be used, and AR 1302 will turn ON.) |  |  |  | 00 to 31 |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM 6650 are set to 1.) <br> 0 : Disable <br> 1: Set |  |  |  | As required |
|  | 12 to 15 | End code enable (RS-232C, effective when bits 12 to 15 of DM 6650 are set to 1.) <br> 0 : Disable (number of bytes received) <br> 1: Set (specified end code) <br> 2: CR, LF |  |  |  | As required |
| DM 6654 | 00 to 07 | Start code (effective when bits 08 to 11 of DM6650 are set to 1.) 00: 256 bytes <br> 01 to FF: 1 to 255 bytes |  |  |  | As required |
|  | 08 to 15 | End code (no-protocol) <br> When bits 12 to 15 of DM6653 are set to 0 : 00: 256 bytes <br> 01 to FF: 1 to 255 bytes <br> When bits 12 to 15 of DM6653 are set to 1 : <br> Setting: 00 to FF (Hex) |  |  |  | As required |

Note If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

| Communications mode: | Host Link |
| :--- | :--- |
| Communications format: | Standard settings <br> $(1$ start bit, 7-bit data; 2 stop bits, even parity, <br> 9,600 bps) |
| Transmission delay: | No |
| Node number: | 00 |

RS-232C Port Settings

When the RS-232C port is used to conduct no-protocol communications, the following settings must be made from the Programming Device to DM 6645 to DM 6649 in the SRM1(-V2).

| Word | Bit | Function |  |  |  |  | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS-232C Port Settings <br> The following settings are effective after transfer to the PC. |  |  |  |  |  |  |  |
| DM 6645 | 00 to 03 | Port settings <br> 0: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 1: Settings in DM 6646 |  |  |  |  | As required |
|  | 04 to 07 | CTS control settings 0 : Disable; 1: Set |  |  |  |  |  |
|  | 08 to 11 | When using a 1:1 PC link: Sets the link words for 1:1 PC Link. <br> 0: LR 00 to LR 15 <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 <br> The 1:N NT Link is supported by SRM1-C02-V2 only. |  |  |  |  | 0 |
|  | 12 to 15 | Communications mode <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link; 5: 1:N NT Link <br> (Any other setting specifies Host Link mode, causes a non-fatal error, and turns ON AR 1302.) <br> The 1:N NT Link is supported by SRM1-C02-V2 only. |  |  |  |  | 1 |
| DM 6646 | 00 to 07 | $\begin{array}{\|l\|} \hline \text { Baud rate } \\ 00: 1.2 \mathrm{~K}, 01: 2.4 \mathrm{~K}, 02: 4.8 \mathrm{~K}, 03: 9.6 \mathrm{~K}, 04: 19.2 \mathrm{~K} \end{array}$ |  |  |  |  | As required |
|  | 08 to 15 | Frame format     <br>  Start Length Stop Parity <br> $00:$ 1 bit 7 bits 1 bit Even <br> $01:$ 1 bit 7 bits 1 bit Odd <br> $02:$ 1 bit 7 bits 1 bit None <br> $03:$ 1 bit 7 bits 2 bit Even <br> $04:$ 1 bit 7 bits 2 bit Odd <br> $05:$ 1 bit 7 bits 2 bit None <br> $06:$ 1 bit 8 bits 1 bit Even <br> $07:$ 1 bit 8 bits 1 bit Odd <br> $08:$ 1 bit 8 bits 1 bit None <br> $09:$ 1 bit 8 bits 2 bit Even <br> $10:$ 1 bit 8 bits 2 bit Odd <br> $11:$ 1 bit 8 bits 2 bit None |  |  |  |  | As required |
| DM 6647 | 00 to 15 | Transmission delay (Host Link) 0000 to 9999 (BCD): Set in units of 10 ms , e.g., setting of 0001 equals 10 ms |  |  |  |  | As required |
| DM 6648 | 00 to 07 | Node number (Host Link, effective when bits 12 to 15 of DM 6645 are set to 0 .) 00 to 31 (BCD) |  |  |  |  | As required |
|  | 08 to 11 | Start code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) 0: Disable; 1: Set |  |  |  |  | As required |
|  | 12 to 15 | ```End code enable (RS-232C, effective when bits 12 to 15 of DM 6645 are set to 1.) 0: Disable (number of bytes received) 1: Set (specified end code) 2: CR, LF``` |  |  |  |  |  |
| DM 6649 | 00 to 07 | Start code (RS-232C) 00: 256 bytes 01 to FF: 1 to 255 bytes |  |  |  |  |  |
|  | 08 to 15 | End code enable (RS-232C) 00 to FF (BIN) |  |  |  |  |  |

Note If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.

Communications mode: Host Link
Communications format: Standard settings
(1 start bit, 7-bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No

## Transmission Data Configuration

Transmission Flags
Node number:
00
When no-protocol communications are used, TXD(48) is used to send data and RXD(47) to receive data. The maximum amount of data that can be either sent or received is 259 bytes, including the start/end code.

- No Start or End Code:
$\square$
- Only a Start Code:

$$
\begin{array}{|l|l|}
\hline \text { ST } & \text { Data (256 bytes max.) } \\
\hline
\end{array}
$$

- Only an End Code:

- Both an Start and End Code:

- End Code of CR, LF:



## - Start Code 00-FF/End Code CR,LF:

| ST | Data (256 bytes max.) | CR | LF |
| :--- | :--- | :--- | :--- |

Note 1. The start and end codes are set in DM 6648 to DM 6649 and DM 6653 to DM 6654 of the PC Setup.
2. When there are several start and end codes, the first part of each will be effective.
3. When the end code duplicates the transmission data and the transmission is stopped part way through, use CR or LF as the end code.
4. The start and end codes are not stored.

When sending data from the SRM1(-V2), check that the Transmission Enable Flag is ON for executing the TXD(48) instruction. The Transmission Enable Flag will turn OFF while the data is being transmitted and will turn ON again when transmission is complete.
After the SRM1(-V2) has received data, the Receive Enable Flag turns ON. When the RXD instruction is executed, the data received will be written to the specified words and the Reception Complete Flag will turn OFF.

| Flag | Peripheral port | RS-232C port |
| :--- | :--- | :--- |
| Transmission Enable Flag | AR 0813 | AR 0805 |
| Reception Complete Flag | AR 0814 | AR 0806 |

Note The timing from data reception starting to completion for the SRM1(-V2) is as indicated below.

## Reception Start:

Without start code: Normal reception status With start code: After start code is received.

## Reception Complete:

When either the end code, the specified no. of bytes, or 256 bytes are received.
The following program example is for no-protocol communication conducted through a RS-232C port using TXD(48) and RXD(47) instructions.
If AR 0805 (Transmission Enable Flag) is ON when 00100 is ON, then data from DM0100 to DM0104 is transmitted from higher to lower values. When AR 0806 (Reception Enable Flag) turns ON, 256 bytes of received data are read and written to DM 0200 from higher to lower values.


## 4-4-3 One-to-one NT Link Communications

Using the 1:1 NT Link, the SRM1(-V2) PC can be connected to the Programmable Terminal (NT Link Interface.) The RS-232C port can be used for the 1:1 NT Link.

OMRON Programmable Terminal


The 1:1 NT Link is possible only with the SRM1-C02-V1/-V2 PCs, which have an RS-232C port.
The settings relating to 1:1 NT Link PC communications must be set as shown in the following table.

| Word | Bit | Function | Setting |
| :---: | :---: | :--- | :---: |
| DM 6645 | 00 to 03 | Port settings <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6646 | 00 or 01 |
|  | 04 to 07CTS control settings <br> 0: Disable <br> 1: Set | 0 or 1 |  |


| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
|  | 08 to 11 | When using a 1:1 PC Link: Sets the link words for 1:1 PC Link. <br> 0: LR 00 to LR 15 <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 <br> The 1:N NT Link is supported by SRM1-C02-V2 only. | Any |
|  | 12 to 15 | Communications mode ${ }^{1}$ <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link; 5: 1:N NT Link <br> The 1:N NT Link is supported by SRM1-C02-V2 only. | 4 |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON , and the default setting ( 0 or 00 ) will be used.
2. For information on the NT Link settings for another OMRON PC, refer to that PC's Operation Manual.
3. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.
Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; 2 stop bits, even parity,
9,600 bps)
Transmission delay: No
Node number: 00

## 4-4-4 One-to-N NT Link Communications

The 1:N NT Link allows an SRM1(-V2) PC to be connected to as many as 8 OMRON Programmable Terminals (PTs) and direct access provides high-speed communications. The 1:N NT Link can be used with the RS-232C port.


The 1:N NT Link is possible only with the SRM1-C02-V2 PCs, which have an RS-232C port.

## Cable Connections

PC Setup Settings

Refer to the SRM1 Master Control Units Operation Manual for information on cable connections in a $1: \mathrm{N}$ NT Link.

When the RS-232C port is used for a 1:N NT Link, make the following PC Setup settings from a Programming Device.

| Word | Bit | Function | Setting |
| :---: | :---: | :---: | :---: |
| DM 6645 | 00 to 03 | Port settings ${ }^{1}$ <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6646 | 00 or 01 |
|  | 04 to 07 | CTS control settings <br> 0 : Disable <br> 1: Set | 0 or 1 |
|  | 08 to 11 | When using a 1:1 PC link: Sets the link words for 1:1 PC Link. <br> 0: LR 00 to LR 15 <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 <br> The $1:$ N NT Link is supported by SRM1-C02-V2 only. | 1 to 7 |
|  | 12 to 15 | Communications mode ${ }^{1}$ <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: 1:1 NT Link; 5: 1:N NT Link <br> The 1:N NT Link is supported by SRM1-C02-V2 only. | 5 |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON, and the default setting ( 0 or 00 ) will be used.
2. For information on 1:N NT Link settings for OMRON PTs, refer to the PT's Operation Manual.
3. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.
Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No
Node number: 00

## 4-4-5 One-to-one PC Link Communications

In a 1:1 PC Link, an SRM1 is linked to another SRM1, CPM1, CPM1A, CPM2A, CPM2C, CQM1, C200HS, or C200HX/HG/HE PC through a standard RS-232C cable. One of the PCs will serve as the master and the other as the slave. The 1:1 PC Link can connect up to 256 bits (LR 0000 to LR 1515) in the two PCs.

The following diagram shows a 1:1 PC Link between two SRM1(-V2)s.


The words used for the 1:1 PC Link are as shown below.


## Limitations of 1:1 PC Links with a SRM1(-V2)

## Cable Connections

A 1:1 PC Link is possible only with the SRM1-C02-V1/V2 PCs, which are equipped with an RS-232C port.
Only the 16 LR words from LR 00 to LR 15 can be linked in the SRM1, so use only those 16 words in the CQM1 or C200HS when making a 1:1 PC Link with one of those PCs. A 1:1 PC Link cannot be made to an SRM1 PC using LR 16 through LR 63 in the CQM1 or C200HS.

Refer to the SRM1 Master Control Units Operation Manual for information on cable connections in a 1:1 PC Link.

When an SRM1(-V2) is used in a 1:1 PC Link, make the following PC Setup settings from a Programming Device.

| Word | Bit | Function | Setting (Master) | Setting (Slave) |
| :---: | :---: | :---: | :---: | :---: |
| DM 6645 | 00 to 03 | Port settings ${ }^{1}$ <br> 00: Standard (1 start bit, 7-bit data, 2 stop bits, even parity, 9,600 bps) <br> 01: Settings in DM 6651 | 00 or 01 | 00 or 01 |
|  | 04 to 07 | CTS Control settings <br> 0 : Disable <br> 1: Set | 0 | 0 |
|  | 08 to 11 | When using a 1:1 PC Link: Sets the link words for 1:1 PC Link. <br> 0: LR 00 to LR 15 <br> Not 0: Disable <br> When using a $1: \mathrm{N}$ NT Link: Sets the maximum PT node number. 1 to 7 | 0 | 0 |
|  | 12 to 15 | Communications mode ${ }^{1}$ <br> 0: Host Link; 1: No-protocol; 2: 1:1 PC Link Slave; 3: 1:1 PC Link Master; 4: <br> 1:1 NT Link; 5: 1:N NT Link | 3 | 2 |

Note 1. If an improper setting is used, a non-fatal error will occur, AR 1302 will be turned ON , and the default setting ( 0 or 00 ) will be used.
2. For information on the 1:1 PC Link settings for another OMRON PC, refer to that PC's Operation Manual.
3. If an out-of-range value is set, the following communications conditions will result. In that case, reset the value so that it is within the permissible range.
Communications mode: Host Link
Communications format: Standard settings
( 1 start bit, 7 -bit data; 2 stop bits, even parity, 9,600 bps)
Transmission delay: No
Node number: 00

## Example Program

This example shows ladder programs that copy the status of IR 000 in each SRM1 to IR 200 in the other SRM1.

Program in the Master


Program in the Slave


## 4-5 Host Link Commands

This section explains the commands that can be issued from the host computer to the PC.

## 4-5-1 IR/SR AREA READ - RR

Reads the contents of the specified number of IR and SR words, starting from the specified word.

## Command Format



Note *Beginning word: 0000 to 0049 and 0200 to 0255 in CPM2A/CPM2C PCs, 0000 to 0019 and 0200 to 0255 in CPM1/CPM1A/SRM1(-V2) PCs.
(A response of " 0000 " will be returned for non-existent IR and SR words.)
Response Format
An end code of 00 indicates normal completion.


Note 1. Words 0050 to 0199 cannot be specified in CPM2A/CPM2C PCs and words 0020 to 0199 cannot be specified in CPM1/CPM1A/SRM1(-V2) PCs. If an attempt to read any of these words is made, a response of 0000 will be returned.
2. The response will be divided when reading more than 30 words of data.

## Parameters

## Read Data (Response)

The contents of the number of words specified by the command are returned in hexadecimal as a response. The words are returned in order, starting with the specified beginning word.

## 4-5-2 LR AREA READ - RL

Reads the contents of the specified number of LR words, starting from the specified word.

## Command Format



Note 1. Beginning word: 0000 to 0015
2. No. of words: 0001 to 0016

Response Format An end code of 00 indicates normal completion.


## Parameters

## Read Data (Response)

The contents of the number of words specified by the command are returned in hexadecimal as a response. The words are returned in order, starting with the specified beginning word.

## 4-5-3 HR AREA READ - RH

Reads the contents of the specified number of HR words, starting from the specified word.

## Command Format



Note 1. Beginning word: 0000 to 0019
2. No. of words: 0001 to 0020

Response Format An end code of 00 indicates normal completion.


## Parameters

## Read Data (Response)

The contents of the number of words specified by the command are returned in hexadecimal as a response. The words are returned in order, starting with the specified beginning word.

## 4-5-4 PV READ - RC

Reads the contents of the specified number of timer/counter PVs (present values), starting from the specified timer/counter.

## Command Format



Note 1. Beginning T/C: 0000 to 0255 in CPM2A/CPM2C PCs, 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs
2. No. of T/Cs: 0001 to 0256 in CPM2A/CPM2C PCs, 0001 to 0128 in CPM1/CPM1A/SRM1(-V2) PCs

Response Format
An end code of 00 indicates normal completion.


The response will be divided when reading more than 30 words of data.

## Parameters

## Read Data (Response)

The number of present values specified by the command is returned in hexadecimal as a response. The PVs are returned in order, starting with the specified beginning timer/counter.

## 4-5-5 TC STATUS READ - RG

Reads the status of the Completion Flags of the specified number of timers/ counters, starting from the specified timer/counter.

## Command Format



Note 1. Beginning T/C: 0000 to 0255 in CPM2A/CPM2C PCs, 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs
2. No. of T/Cs: 0001 to 0256 in CPM2A/CPM2C PCs, 0001 to 0128 in CPM1/CPM1A/SRM1(-V2) PCs

## Response Format

## Parameters

An end code of 00 indicates normal completion.


The response will be divided when reading the status of more than 123 timer/ counters.

Read Data (Response)
The status of the number of Completion Flags specified by the command is returned as a response. "1" indicates that the Completion Flag is ON.

## 4-5-6 DM AREA READ - RD

Reads the contents of the specified number of DM words, starting from the specified word.

## Command Format



$$
\begin{array}{ll} 
& \text { Note } \begin{array}{l}
\text { Beginning word: } \\
\\
\\
\text { DM } 0000 \text { to DM } 1023 \text { and DM } 6144 \text { to DM } 6655 \text { in CPM1/CPM1A PCs } \\
\text { DM } 0000 \text { to DM } 2047 \text { and DM } 6144 \text { to DM } 6655 \text { in CPM2A/CPM2C/SRM1(-V2) } \\
\\
\text { PCs. (A response of "0000" will be returned for non-existent DM words.) }
\end{array} \\
\text { Response Format } \quad & \text { An end code of } 00 \text { indicates normal completion. }
\end{array}
$$



Note 1. Words DM 1024 to DM 6143 in CPM1/CPM1A PCs and words DM 2048 to DM 6143 in CPM2A/CPM2C/SRM1(-V2) PCs cannot be specified. If an attempt to read any of these words is made, a response of 0000 will be returned.
2. The response will be divided when reading more than 30 words of data.

## Parameters

## Read Data (Response)

The contents of the number of words specified by the command are returned in hexadecimal as a response. The words are returned in order, starting with the specified beginning word.
Note Be careful about the configuration of the DM area, as it varies depending on the CPU Unit model.

## 4-5-7 AR AREA READ - RJ

Reads the contents of the specified number of AR words, starting from the specified word.

## Command Format



Note 1. Beginning word: 0000 to 0023 in CPM2A/CPM2C PCs, 0000 to 0015 in CPM1/CPM1A/SRM1(-V2) PCs
2. No. of words: 0001 to 0024 in CPM2A/CPM2C PCs, 0001 to 0016 in CPM1/CPM1A/SRM1(-V2) PCs

## Response Format

 An end code of 00 indicates normal completion.

## Parameters Read Data (Response)

The contents of the number of words specified by the command are returned in hexadecimal as a response. The words are returned in order, starting with the specified beginning word.

## 4-5-8 IR/SR AREA WRITE - WR

Writes data to the IR and SR areas, starting from the specified word. Writing is done word by word.

## Command Format



## Response Format

Note 1. Beginning word: 0000 to 0049 and 0200 to 0252 in CPM2A/CPM2C PCs, 0000 to 0019 and 0200 to 0252 in CPM1/CPM1A/SRM1(-V2) PCs.
2. Divide the command when writing more than 30 words of data.

An end code of 00 indicates normal completion.


Note Words 0050 to 0199 cannot be specified in CPM2A/CPM2C PCs and words 0020 to 0199 cannot be specified in CPM1/CPM1A/SRM1(-V2) PCs. If an attempt is made to write to any of these words, the writing operation will not be executed and normal completion occurs.

## Parameters

## Write Data (Command)

Specify in order the contents of the number of words to be written to the IR or SR area in hexadecimal, starting with the specified beginning word.

Note If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 252 is specified as the beginning word for writing, and two words of data are specified, then 253 will become the last word for writing data, and the command will not be executed because SR 253 is beyond the writable range.

## 4-5-9 LR AREA WRITE - WL

Writes data to the LR area, starting from the specified word. Writing is done word by word.

## Command Format



Note Beginning word: 0000 to 0015

## Response Format

An end code of 00 indicates normal completion.


## Parameters

## Write Data (Command)

Specify in order the contents of the number of words to be written to the LR area in hexadecimal, starting with the specified beginning word.

Note If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 12 is specified as the beginning word for writing and five words of data are specified, then 16 will become the last word for writing data, and the command will not be executed because LR 16 is beyond area boundary.

## 4-5-10 HR AREA WRITE - WH

Writes data to the HR area, starting from the specified word. Writing is done word by word.

## Command Format



## Note Beginning word:0000 to 0019

## Response Format An end code of 00 indicates normal completion.



## Parameters

## Write Data (Command)

Specify in order the contents of the number of words to be written to the HR area in hexadecimal, starting with the specified beginning word.

Note If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 18 is specified as the beginning word for writing, and three words of data are specified, then 20 will become the last word for writing data, and the command will not be executed because HR 20 is beyond area boundary.

## 4-5-11 PV WRITE - WC

Writes the PVs (present values) of timers/counters starting from the specified timer/counter.

## Command Format



## Response Format

## Parameters

## Write Data (Command)

Specify in decimal numbers (BCD) the present values for the number of timers/ counters that are to be written, starting from the beginning timer/counter.
Note 1. When this command is used to write data to the PV area, the Completion Flags for the timers/counters that are written will be turned OFF.
2. If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 126 is specified as the beginning word for writing in a CPM1 PC, and three words of data are specified, then 128 will become the last word for writing data, and the command will not be executed because TC 128 is beyond area boundary.

## 4-5-12 TC STATUS WRITE - WG

Writes the status of the Completion Flags for timers and counters in the TC area, starting from the specified timer/counter (number). Writing is done number by number.

## Command Format



Note 1. Beginning T/C: 0000 to 0255 in CPM2A/CPM2C PCs, 0000 to 0127 in CPM1/ CPM1A/SRM1(-V2) PCs
2. Divide the command when writing the status of more than 118 timer/counters.

## Response Format

 An end code of 00 indicates normal completion.

## Parameters

## Write Data (Command)

Specify the status of the Completion Flags, for the number of timers/counters to be written, in order (from the beginning word) as ON (i.e., "1") or OFF (i.e., "0"). When a Completion Flag is ON, it indicates that the time or count is up.

Note If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 126 is specified as the beginning word for writing in a CPM1 PC, and three words of data are specified, then 128 will become the last word for writing data, and the command will not be executed because TC 128 is beyond area boundary.

## 4-5-13 DM AREA WRITE - WD

Writes data to the DM area, starting from the specified word. Writing is done word by word.

## Command Format



Note 1. Beginning word:
DM 0000 to DM 1023 and DM 6144 to DM 6655 in CPM1/CPM1A PCs DM 0000 to DM 2047 and DM 6144 to DM 6655 in CPM2A/CPM2C/ SRM1(-V2) PCs
2. Divide the command when writing more than 29 words of data.

## Response Format

An end code of 00 indicates normal completion.


Note Words DM 1024 to DM 6143 in CPM1/CPM1A PCs and words DM 2048 to DM 6143 in CPM2A/CPM2C/SRM1(-V2) PCs cannot be specified. If an attempt is made to write to any of these words, the writing operation will not be executed for these words and the command will end normally.

## Parameters

## Write Data (Command)

Specify in order the contents of the number of words to be written to the DM area in hexadecimal, starting with the specified beginning word.

Note 1. If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 1022 is specified as the beginning word for writing in a CPM1 PC, and three words of data are specified, then 1024 will become the last word for writing data, and the command will not be executed because DM 1024 is beyond the writable range.
2. Be careful about the configuration of the DM area, as it varies depending on the CPU Unit model.

## 4-5-14 AR AREA WRITE - WJ

Writes data to the AR area, starting from the specified word. Writing is done word by word.

## Command Format



Note Beginning word: 0000 to 0023 in CPM2A/CPM2C PCs, 0000 to 0015 in CPM1/CPM1A and SRM1(-V2) PCs

Response Format An end code of 00 indicates normal completion.


## Parameters

## Write Data (Command)

Specify in order the contents of the number of words to be written to the AR area in hexadecimal, starting with the specified beginning word.

Note If data is specified for writing which exceeds the allowable range, an error will be generated and the writing operation will not be executed. If, for example, 12 is specified as the beginning word for writing in a CPM1 PC, and five words of data are specified, then 16 will become the last word for writing data, and the command will not be executed because AR 16 is beyond the writable range.

## 4-5-15 SV READ 1 - R\#

Searches for the first instance of a timer or counter instruction (TIM, $\operatorname{TIMH}(15)$, TIML(一), TMHH(-), CNT, or CNTR(12)) with the specified TC number in the user's program and reads the PV, which is assumed to be set as a constant. The SV that is read is a 4-digit decimal number (BCD). The program is searched from the beginning, which may take as much as 10 seconds to produce a response.

## Command Format



Note TC number: 0000 to 0255 in CPM2A/CPM2C PCs and 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs

## Response Format



Parameters Name, TC Number (Command)
Specify the instruction for reading the SV in "Name." Make this setting in 4 characters. In "TC number," specify the timer/counter number used for the instruction.

| Name |  |  |  | Instruction name |
| :--- | :--- | :--- | :--- | :--- |
| OP1 | OP2 | OP3 | OP4 |  |
| T | I | M | (Space) | TIMER |
| T | I | M | H | HIGH-SPEED TIMER |
| T | I | M | L | LONG TIMER |
| T | M | H | H | VERY HIGH-SPEED TIMER |
| C | N | T | (Space) | COUNTER |
| C | N | T | R | REVERSIBLE COUNTER |

## SV (Response)

The constant SV is returned.
Note 1. The instruction specified under "Name" must be in four characters.
2. If the same instruction is used more than once in a program, only the first one will be read.
3. Use this command only when it is definite that a constant SV has been set.
4. The response end code will indicate an error (16) if the SV wasn't entered as a constant.

## 4-5-16 SV READ 2 - R\$

Reads the constant SV or the word address where the SV is stored. The SV that is read is a 4-digit decimal number ( $B C D$ ) written as the second operand for the TIM, TIMH(15), TIML(-), TMHH(-), CNT, or CNTR(12) instruction at the specified program address in the user's program. This can only be done with a program of less than 10K.

## Command Format



Note TC number: 0000 to 0255 in CPM2A/CPM2C PCs and 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs

Response Format An end code of 00 indicates normal completion.


## Parameters

Name, TC Number (Command)
Specify the name of the instruction for reading the SV in "Name." Make this setting in 4 characters. In "TC number," specify the timer/counter number used by the instruction.

| Name |  |  | Instruction name |  |
| :--- | :--- | :--- | :--- | :--- |
| OP1 | OP2 | OP3 |  |  |
| T | I | M | (Space) | TIMER |
| T | I | M | H | HIGH-SPEED TIMER |
| T | I | M | L | LONG TIMER |
| T | M | H | H | VERY HIGH-SPEED TIMER |
| C | N | T | (Space) | COUNTER |
| C | N | T | R | REVERSIBLE COUNTER |

Operand, SV (Response)
The name that indicates the SV classification is returned to "Operand," and either the word address where the SV is stored or the constant SV is returned to "SV."

| Operand |  |  |  | Classification | Constant or word address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  | CPM2A/ CPM2C PCs | CPM1 PCs |
| C | I | 0 | (Space) | IR or SR | $\begin{aligned} & 0000 \text { to } 0049 \\ & 0200 \text { to } 0255 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0255 \end{aligned}$ |
| L | R | (Space) | (Space) | LR | 0000 to 0015 | 0000 to 0015 |
| H | R | (Space) | (Space) | HR | 0000 to 0019 | 0000 to 0019 |
| A | R | (Space) | (Space) | AR | 0000 to 0023 | 0000 to 0015 |
| D | M | (Space) | (Space) | DM | 0000 to 6655 | 0000 to 6655 |
| D | M | * | (Space) | DM (indirect) | 0000 to 6655 | 0000 to 6655 |
| C | 0 | N | (Space) | Constant | 0000 to 9999 | 0000 to 9999 |

Note The instruction name specified under "Name" must be in four characters. Fill any gaps with spaces to make a total of four characters.

## 4-5-17 SV CHANGE 1 - W\#

Searches for the first instance of the specified $\operatorname{TIM}, \operatorname{TIMH}(15), \operatorname{TIML}(-)$, TMHH(-), CNT, or CNTR(12) instruction in the user's program and changes the SV to new constant SV specified in the second word of the instruction. The program is searched from the beginning, and it may therefore take approximately 10 seconds to produce a response.

## Command Format



Note TC number: 0000 to 0255 in CPM2A/CPM2C PCs and 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs

## Response Format

An end code of 00 indicates normal completion.


Name, TC Number (Command)
In "Name," specify the name of the instruction, in four characters, for changing the SV. In "TC number," specify the timer/counter number used for the instruction.

| Instruction name |  |  |  | Classification |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| OP1 | OP2 | OP3 | OP4 |  |  |
| T | I | M | (Space) | TIMER |  |
| T | I | M | H | HIGH-SPEED TIMER |  |
| T | I | M | L | LONG TIMER |  |
| T | M | H | H | VERY HIGH-SPEED TIMER |  |
| C | N | T | (Space) | COUNTER |  |
| C | N | T | R | REVERSIBLE COUNTER |  |

## 4-5-18 SV CHANGE 2 - W\$

Changes the contents of the second word of the TIM, $\operatorname{TIMH}(15), \operatorname{TIML}(-)$, TMHH(-), CNT, or CNTR(12) at the specified program address in the user's program. This can only be done with a program of less than 10K.

## Command Format



Note TC number: 0000 to 0255 in CPM2A/CPM2C PCs and 0000 to 0127 in CPM1/CPM1A/SRM1(-V2) PCs

## Response Format <br> An end code of 00 indicates normal completion.



## Parameters

## Name, TC Number (Command)

In "Name," specify the name of the instruction, in four characters, for changing the SV. In "TC number," specify the timer/counter number used for the instruction.

| Instruction name |  |  |  | Classification |
| :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  |
| T | I | M | (Space) | TIMER |
| T | 1 | M | H | HIGH-SPEED TIMER |
| T | I | M | L | LONG TIMER |
| T | M | H | H | VERY HIGH-SPEED TIMER |
| C | N | T | (Space) | COUNTER |
| C | N | T | R | REVERSIBLE COUNTER |

## Operand, SV (Response)

In "Operand," specify the name that indicates the SV classification. Specify the name in four characters. In "SV," specify either the word address where the SV is stored or the constant SV.

| Operand |  |  |  | Classification | Constant or word address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  | CPM2A/ CPM2C PCs | CPM1/CPM1A/ SRM1(-V2) PCs |
| C | I | 0 | (Space) | IR or SR | $\begin{aligned} & 0000 \text { to } 0049 \\ & 0200 \text { to } 0252 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0252 \end{aligned}$ |
| L | R | (Space) | (Space) | LR | 0000 to 0015 | 0000 to 0015 |
| H | R | (Space) | (Space) | HR | 0000 to 0019 | 0000 to 0019 |
| A | R | (Space) | (Space) | AR | 0000 to 0023 | 0000 to 0015 |
| D | M | (Space) | (Space) | DM | $\begin{aligned} & 0000 \text { to } 2047 \\ & 6144 \text { to } 6655 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 1023^{*} \\ & 6144 \text { to } 6655 \end{aligned}$ |
| D | M | * | (Space) | DM (indirect) | $\begin{aligned} & 0000 \text { to } 2047 \\ & 6144 \text { to } 6655 \end{aligned}$ | 0000 to 1023* <br> 6144 to 6655 |
| C | 0 | N | (Space) | Constant | 0000 to 9999 | 0000 to 9999 |

Note *For SRM1(-V2) PCs, the DM range is from 0000 to 2047.

## 4-5-19 STATUS READ - MS

Reads the PC operating conditions.

## Command Format

Response Format
An end code of 00 indicates normal completion.


## Status Data, Message (Response)

"Status data" consists of four digits (two bytes) hexadecimal. The leftmost byte indicates CPU Unit operation mode, and the rightmost byte indicates the size of the program area.


This area is different from that of STATUS WRITE.


The "Message" parameter is a 16 -character message that exists when MSG(47) has been executed. When there is no message, this parameter is omitted.

## 4-5-20 STATUS WRITE - SC

Changes the PC operating mode.

## Command Format



Response Format
An end code of 00 indicates normal completion.


Mode Data (Command)
"Mode data" consists of two digits (one byte) hexadecimal. With the leftmost two bits, specify the PC operating mode. Set all of the remaining bits to " 0 ."


This area is different from that of STATUS READ.

## 4-5-21 ERROR READ - MF

Reads and clears errors in the PC. Also checks whether previous errors have been cleared.

## Command Format



Response Format
An end code of 00 indicates normal completion.


## Parameters

## Error Clear (Command)

Specify 01 to clear errors and 00 to not clear errors (BCD). Fatal errors can be cleared only when the PC is in PROGRAM mode.
Error Information (Response)
The error information comes in two words.

## CPM1/CPM1A/CPM2A/CPM2C PCs

1st word


ON: Battery alarm (F7)
ON: System error (FAL)
ON: Memory error (Error code F1)
ON: I/O bus error (Error code C0)
ON: No end instruction error (FALS)
ON: System error (FAL)
2nd word


ON: Cycle time overrun (Error code F8)
ON: I/O Unit overflow (Error code E1)

## SRM1(-V2) PCs

## 1st word



2nd word


## 4-5-22 FORCED SET - KS

Force sets a bit in the IR, SR, LR, HR, AR, or TC area. Just one bit can be force set at a time.
Once a bit has been forced set or reset, that status will be retained until a FORCED SET/RESET CANCEL (KC) command or the next FORCED SET/RESET command is transmitted.

## Command Format



Response Format
An end code of 00 indicates normal completion.


Parameters Name, Word address, Bit (Command)
In "Name," specify the area (i.e., IR, SR, LR, HR, AR, or TC) that is to be forced set. Specify the name in four characters. In "Word address," specify the address of the word, and in "Bit" the number of the bit that is to be forced set.

| Name |  |  |  | Classification | Word address setting range |  | Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  | $\begin{gathered} \text { CPM2A/ } \\ \text { CPM2C PCs } \end{gathered}$ | CPM1/ CPM1A/ SRM1(-V2) PCs |  |
| C | I | 0 | (Space) | IR or SR | $\begin{aligned} & 0000 \text { to } 0049 \\ & 0200 \text { to } 0252 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0252 \end{aligned}$ | 00 to 15 (decimal) |
| L | R | (Space) | (Space) | LR | 0000 to 0015 | 0000 to 0015 |  |
| H | R | (Space) | (Space) | HR | 0000 to 0019 | 0000 to 0019 |  |
| A | R | (Space) | (Space) | AR | 0000 to 0023 | 0000 to 0015 |  |
| T | I | M | (Space) | Completion Flag (timer) | 0000 to 0255 | 0000 to 0127 | Always 00 |
| T | I | M | H | Completion Flag (high-speed timer) |  |  |  |
| T | 1 | M | L | Completion Flag (long timer) |  |  |  |
| T | M | H | H | Completion Flag (very high-speed timer) |  |  |  |
| C | N | T | (Space) | Completion Flag (counter) |  |  |  |
| C | N | T | R | Completion Flag (reversible counter) |  |  |  |

Note The area specified under "Name" must be in four characters. Add spaces after the data area name if it is shorter than four characters.

## 4-5-23 FORCED RESET - KR

Force resets a bit in the IR, SR, LR, HR, AR, or TC area. Just one bit can be force reset at a time.
Once a bit has been forced set or reset, that status will be retained until a FORCED SET/RESET CANCEL (KC) command or the next FORCED SET/RESET command is transmitted.

## Command Format



## Response Format

An end code of 00 indicates normal completion.


Name, Word address, Bit (Command)
In "Name," specify the area (i.e., IR, SR, LR, HR, AR, or TC) that is to be forced reset. Specify the name in four characters. In "Word address," specify the address of the word, and in "Bit" the number of the bit that is to be forced reset.

| Name |  |  |  | Classification | Word address setting range |  | Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C PCs } \end{aligned}$ | CPM1/CPM1A /SRM1(-V2) PCs |  |
| C | I | 0 | (Space) | IR or SR | $\begin{aligned} & 0000 \text { to } 0049 \\ & 0200 \text { to } 0252 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0252 \end{aligned}$ | 00 to 15 (decimal) |
| L | R | (Space) | (Space) | LR | 0000 to 0015 | 0000 to 0015 |  |
| H | R | (Space) | (Space) | HR | 0000 to 0019 | 0000 to 0019 |  |
| A | R | (Space) | (Space) | AR | 0000 to 0023 | 0000 to 0015 |  |
| T | I | M | (Space) | Completion Flag (timer) | 0000 to 0255 | 0000 to 0127 | Always 00 |
| T | 1 | M | H | Completion Flag (high-speed timer) |  |  |  |
| T | I | M | L | Completion Flag (long timer) |  |  |  |
| T | M | H | H | Completion Flag (very high-speed timer) |  |  |  |
| C | N | T | (Space) | Completion Flag (counter) |  |  |  |
| C | N | T | R | Completion Flag (reversible counter) |  |  |  |

Note The area specified under "Name" must be in four characters. Add spaces after the data area name if it is shorter than four characters.

## 4-5-24 MULTIPLE FORCED SET/RESET - FK

Force sets, force resets, or cancels the status of the bits in one word in the IR, SR, LR, HR, AR, or TC area.

## Command Format



## Response Format

An end code of 00 indicates normal completion.


## Name, Word address (Command)

In "Name," specify the area (i.e., IR, SR, LR, HR, AR, or TC) that is to be forced set or reset. Specify the name in four characters. In "Word address," specify the
address of the word that is to be forced set or reset.

| Name |  |  |  | Classification | Word address setting range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP1 | OP2 | OP3 | OP4 |  | CPM2A/CPM2C PCs | CPM1/CPM1A/ SRM1(-V2) PCs |
| C | 1 | 0 | (Space) | IR or SR | $\begin{aligned} & 0000 \text { to } 0049 \\ & 0200 \text { to } 0252 \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0252 \end{aligned}$ |
| L | R | (Space) | (Space) | LR | 0000 to 0015 | 0000 to 0015 |
| H | R | (Space) | (Space) | HR | 0000 to 0019 | 0000 to 0019 |
| A | R | (Space) | (Space) | AR | 0000 to 0023 | 0000 to 0015 |
| T | I | M | (Space) | Completion Flag (timer) | 0000 to 0255 | 0000 to 0127 |
| T | 1 | M | H | Completion Flag (high-speed timer) | 0000 to 0255 | 0000 to 0127 |
| T | I | M | L | Completion Flag (long timer) | 0000 to 0255 | 0000 to 0127 |
| T | M | H | H | Completion Flag (very high-speed timer) | 0000 to 0255 | 0000 to 0127 |
| C | N | T | (Space) | Completion Flag (counter) |  |  |
| C | N | T | R | Completion Flag (reversible counter) |  |  |

## Forced set/Reset/Cancel data (Command)

If a timer or counter completion flag is specified, only bit 15 is effective and all other bits will be ignored. Only force-setting and force-resetting are possible for timers/counters.
If a word address is specified, the content of the word specifies the desired process for each bit in the specified word, as shown in the following table.

| Hexadecimal setting | Process |
| :--- | :--- |
| 0000 | No action (bit status not changed) |
| 0002 | Reset |
| 0003 | Set |
| 0004 | Forced-reset |
| 0005 | Forced-set |
| 0008 | Forced set/reset status cancel |

The bits that are merely set or reset may change status the next time the program is executed, but bits that are force-set or force-reset will maintain the forced status until it is cleared.

## Response Format

An end code of 00 indicates normal completion.


## 4-5-25 FORCED SET/RESET CANCEL - KC

Cancels all forced set and forced reset bits (including those set by FORCED SET, FORCED RESET, and MULTIPLE FORCED SET/RESET). If multiple bits are set, the forced status will be cancelled for all of them. It is not possible to cancel bits one by one using KC.

## Command Format



Response Format
An end code of 00 indicates normal completion.


## 4-5-26 PC MODEL READ - MM

Reads the model type of the PC.

## Command Format

Response Format

## Parameters

Model Code
"Model code" indicates the PC model in two digits hexadecimal.

| Model code | Model |
| :--- | :--- |
| 01 | C250 |
| 02 | C500 |
| 03 | C120 |
| $0 E$ | C2000 |
| 10 | C 1000 H |
| 11 | $\mathrm{C} 2000 \mathrm{H} / \mathrm{CQM} 1 / \mathrm{CPM} 2 \mathrm{~A} / \mathrm{CPM} 2 \mathrm{C} / \mathrm{CPM} 1 / \mathrm{CPM} 1 \mathrm{~A} / \mathrm{SRM} 1(-\mathrm{V} 2)$ |
| 12 | $\mathrm{C} 20 \mathrm{H} / \mathrm{C} 28 \mathrm{H} / \mathrm{C} 40 \mathrm{H} / \mathrm{C} 200 \mathrm{H} / \mathrm{C} 200 \mathrm{HS}$ |
| 20 | CV 500 |
| 21 | CV1000 |
| 22 | CV2000 |
| 40 | CVM1-CPU01-E |
| 41 | CVM1-CPU11-E |
| 42 | CVM1-CPU21-E |

## 4-5-27 TEST - TS

Returns, unaltered, one block of data transmitted from the host computer.

## Command Format



## Response Format

## Parameters

## Characters (Command, Response)

For the command, this setting specifies any characters other than the carriage return (CHR\$(13)). For the response, the same characters as specified by the command will be returned unaltered if the test is successful.

## 4-5-28 PROGRAM READ - RP

Reads the contents of the PC user's program area in machine language (object code). The contents are read as a block, from the beginning to the end.

## Command Format

Response Format
An end code of 00 indicates normal completion.


## Parameters

## Program (Response)

The program is read from the entire program area.
Note To stop this operation in progress, execute the ABORT (XZ) command.

## 4-5-29 PROGRAM WRITE - WP

Writes to the PC user's program area the machine language (object code) program transmitted from the host computer. The contents are written as a block, from the beginning.

## Command Format

Response Format


An end code of 00 indicates normal completion.


## Parameters

Program (Command)
Program data up to the maximum memory size.

## 4-5-30 COMPOUND COMMAND - QQ

Registers at the PC all of the bits, words, and timers/counters that are to be read, and reads the status of all of them as a batch.

## Registering Read Information

Register the information on all of the bits, words, and timers/counters that are to be read.

## Command Format



## Response Format

## Parameters

An end code of 00 indicates normal completion.


## Read Area (Command)

Specify in four-character code the area that is to be read. The codes that can be specified are listed in the following table.

## Read Word address, Data Format (Command)

Depending on the area and type of data that are to be read, the information to be read is as shown in the following table. The "read data" is specified in four digits $B C D$, and the data format is specified in two digits BCD.

| Area classification | Read data | Read area | Read word |  | Data format |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C PCs } \end{aligned}$ | CPM1/ CPM1A/ SRM1(-V2) PCs |  |
| IR or SR | Bit | CIO (S) | $\begin{array}{\|l\|} \hline 0000 \text { to } 0049 \\ 0200 \text { to } 0255 \end{array}$ | $\begin{aligned} & 0000 \text { to } 0019 \\ & 0200 \text { to } 0255 \end{aligned}$ | 00 to 15 (decimal) |
|  | Word |  |  |  | "CH" |
| LR | Bit | L R (S) (S) | 0000 to 0015 | 0000 to 0015 | 00 to 15 (decimal) |
|  | Word |  |  |  | "CH" |
| HR | Bit | H R (S) (S) | 0000 to 0019 | 0000 to 0019 | 00 to 15 (decimal) |
|  | Word |  |  |  | "CH" |
| AR | Bit | A R (S) (S) | 0000 to 0023 | 0000 to 0015 | 00 to 15 (decimal) |
|  | Bit |  |  |  | "CH" |
| Timer | Completion Flag | T I M (S) | 0000 to 0255 | 0000 to 0127 | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| High-speed timer | Completion Flag | TIM H | 0000 to 0255 | 0000 to 0127 | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| Long timer | Completion Flag | TIML | 0000 to 0255 | Not used. | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| Very high-speed timer | Completion Flag | TMHH | 0000 to 0255 | Not used. | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| Counter | Completion Flag | C N T (S) | 0000 to 0255 | 0000 to 0127 | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| Reversible counter | Completion Flag | C N T R | 0000 to 0255 | 0000 to 0127 | 2 characters other than "CH" |
|  | PV |  |  |  | "CH" |
| DM | Word | D M (S) (S) | $\begin{aligned} & 0000 \text { to } 2047 \\ & 6144 \text { to } 6655 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0000 \text { to } 1023^{*} \\ & 6144 \text { to } 6655 \end{aligned}$ | Any 2 characters |

Note *For SRM1(-V2) PCs, the DM range is from 0000 to 2047.

## (S): Space

## Data Break (Command)

The read information is specified one item at a time separated by a break code (,). The maximum number of items that can be specified is 128 . (When the PV of a timer/counter is specified, however, the status of the Completion Flag is also returned, and must therefore be counted as two items.)

## Batch Reading

The bit, word, and timer/counter status is read as a batch according to the read information that was registered with QQ.

## Command Format



## Response Format

An end code of 00 indicates normal completion.


## Parameters

## Read Data (Response)

Read data is returned according to the data format and the order in which read information was registered using QQ. If "Completion Flag" has been specified, then bit data (ON or OFF) is returned. If "Word" has been specified, then word data is returned. If "PV" has been specified for timers/counters, however, then the PV is returned following the Completion Flag.
Data Break (Response)
The break code (, ) is returned between sections that are read.

## 4-5-31 ABORT - XZ

Aborts the Host Link operation that is currently being processed, and then enables reception of the next command. The ABORT command does not receive a response.

## Command Format



## 4-5-32 INITIALIZE - **

Initializes the transmission control procedure of all the PCs connected to the host computer. The INITIALIZE command does not use node numbers or FCS, and does not receive a response.

## Command Format



## 4-5-33 TXD RESPONSE - EX

This command is supported by CPM2A/CPM2C PCs only.
This is the response format used when the PC's TXD(48) instruction is executed in Host Link communications mode. There is no command associated with EX.
TXD(48) converts the specified data into ASCII and transmits it to the host computer with this format. The response can contain up to 122 characters of ASCII data. (TXD(48) does not support multiple frames.)

## Response Format

An end code of 00 indicates normal completion.


## Parameters

Characters (Response)
This is the data specified in TXD(48) that has been converted to ASCII.

## 4-5-34 Undefined Command - IC

This response is returned if the header code of a command cannot be decoded. Check the header code.

## Response Format



## SECTION 5 <br> Memory Areas

This section describes the structure of the PC memory areas and explains how to use them.
5-1 Memory Area Functions ..... 308
5-1-1 Memory Area Structure ..... 308
5-1-2 Functions ..... 311
5-1-3 CPM1/CPM1A/SRM1(-V2) Flash Memory ..... 313
5-2 I/O Allocation for CPM1/CPM1A/CPM2A PCs ..... 313
5-2-1 CPU Units ..... 313
5-2-2 Expansion I/O Units ..... 317
5-2-3 Expansion Units ..... 318
5-2-4 Examples of Expansion Unit and Expansion I/O Unit Allocation ..... 319
5-3 I/O Allocation for CPM2C PCs ..... 323
5-3-1 CPU Units ..... 323
5-3-2 Expansion I/O Units ..... 325
5-3-3 Expansion Units ..... 328
5-3-4 Examples of Expansion Unit and Expansion I/O Unit Allocation ..... 329

## 5-1 Memory Area Functions

## 5-1-1 Memory Area Structure

## CPM1/CPM1A

The following memory areas can be used with the CPM1/CPM1A.

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | $\begin{array}{\|l} \text { IR } 000 \text { to IR } 009 \\ \text { (10 words) } \end{array}$ | $\begin{aligned} & \text { IR } 00000 \text { to IR } 00915 \\ & \text { (160 bits) } \end{aligned}$ | These bits are allocated to the external I/O terminals. |
|  | Output area | IR 010 to IR 019 (10 words) | $\begin{aligned} & \text { IR } 01000 \text { to IR } 01915 \\ & (160 \text { bits) } \end{aligned}$ |  |
|  | Work area | IR 200 to IR 231 (32 words) | $\begin{aligned} & \text { IR } 20000 \text { to IR } 23115 \\ & \text { (512 bits) } \end{aligned}$ | Work bits can be freely used within the program. |
| SR area |  | SR 232 to SR 255 (24 words) | SR 23200 to SR 25515 (384 bits) | These bits serve specific functions such as flags and control bits. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | These bits are used to temporarily store ON/OFF status at program branches. |
| HR area ${ }^{2}$ |  | HR 00 to HR 19 (20 words) | HR 0000 to HR 1915 (320 bits) | These bits store data and retain their ON/ OFF status when power is turned off, or operation starts or stops. They are used in the same way as work bits. |
| AR area ${ }^{2}$ |  | AR 00 to AR 15 (16 words) | AR 0000 to AR 1515 (256 bits) | These bits serve specific functions such as flags and control bits. |
| LR area ${ }^{1}$ |  | LR 00 to LR 15 (16 words) | $\begin{aligned} & \text { LR } 0000 \text { to LR } 1515 \\ & \text { (256 bits) } \end{aligned}$ | Used for a 1:1 PC Link with another PC. |
| Timer/Counter area ${ }^{2}$ |  | TC 000 to TC 127 (timer/counter numbers) ${ }^{3}$ |  | Timers and counters use the TIM, TIMH(15), CNT and CNTR(12) instructions. The same numbers are used for both timers and counters. |
| DM area | Read/write ${ }^{2}$ | DM 0000 to DM 0999 DM 1022 to DM 1023 (1,002 words) | --- | DM area data can be accessed in word units only. Word values are retained when the power is turned off, or operation started or stopped. <br> Read/write areas can be read and written freely within the program. |
|  | Error log | DM 1000 to DM 1021 (22 words) | --- | Used to store the time of occurrence and error code of errors that occur. These words can be used as ordinary read/write DM when the error log function is not being used. |
|  | Read-only ${ }^{4}$ | DM 6144 to DM 6599 (456 words) | --- | Cannot be overwritten from program. |
|  | PC Setup ${ }^{4}$ | DM 6600 to DM 6655 (56 words) | --- | Used to store various parameters that control PC operation. |

Note 1. IR and LR bits that are not used for their allocated functions can be used as work bits.
2. The contents of the HR area, AR area, Counter area, and read/write DM area are backed up by a capacitor. The backup time varies with the ambient temperature, but at $25^{\circ} \mathrm{C}$, the capacitor will back up memory for 20 days. If the power supply is off longer than the backup time, memory contents will be cleared and AR1314 will turn ON. (This flag turns ON when data can no longer be retained by the built-in capacitor.) Refer to 2-1-2 Characteristics in the CPM1 and CPM1A Operation Manual for a graph showing the backup time vs. temperature.
3. When accessing a PV, TC numbers are used as word data; when accessing Completion Flags, they are used as bit data.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device.

CPM2A/CPM2C
The following memory areas can be used with the CPM2A/CPM2C.

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | $\text { IR } 000 \text { to IR } 009$ (10 words) | $\begin{array}{\|l\|} \hline \text { IR } 00000 \text { to IR } 00915 \\ \text { (160 bits) } \end{array}$ | These bits are allocated to the external I/O terminals. |
|  | Output area | IR 010 to IR 019 (10 words) | IR 01000 to IR 01915 (160 bits) |  |
|  | Work area | IR 020 to IR 049, IR 200 to IR 227 (58 words) | IR 02000 to IR 04915, IR 20000 to IR 22715 (928 bits) | Work bits can be freely used within the program. |
| SR area |  | SR 228 to SR 255 (28 words) | SR 22800 to SR 25515 (448 bits) | These bits serve specific functions such as flags and control bits. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | These bits are used to temporarily store ON/OFF status at program branches. |
| HR area ${ }^{2}$ |  | HR 00 to HR 19 (20 words) | HR 0000 to HR 1915 (320 bits) | These bits store data and retain their ON/ OFF status when power is turned OFF, or operation starts or stops. They are used in the same way as work bits. |
| AR area ${ }^{2}$ |  | AR 00 to AR 23 (24 words) | $\begin{aligned} & \text { AR } 0000 \text { to AR } 2315 \\ & \text { (384 bits) } \end{aligned}$ | These bits serve specific functions such as flags and control bits. |
| LR area ${ }^{1}$ |  | LR 00 to LR 15 (16 words) | LR 0000 to LR 1515 (256 bits) | Used for a 1:1 PC Link with another PC. |
| Timer/Counter area ${ }^{2}$ |  | TC 000 to TC 255 (timer/counter numbers) ${ }^{3}$ |  | Timers and counters use the TIM, TIMH(15), CNT, CNTR(12), TMHH(—), and TIML(一) instructions. The same numbers are used for both timers and counters. |
| DM area | Read/write ${ }^{2}$ | DM 0000 to DM 1999 DM 2022 to DM 2047 (2,026 words) | --- | DM area data can be accessed in word units only. Word values are retained when the power is turned off, or operation started or stopped. <br> Read/write areas can be read and written freely within the program. |
|  | Error log | DM 2000 to DM 2021 (22 words) | --- | Used to store the time of occurrence and error code of errors that occur. These words can be used as ordinary read/write DM when the error log function isn't being used. |
|  | Read-only ${ }^{4,5}$ | DM 6144 to DM 6599 (456 words) | --- | Cannot be overwritten from program. |
|  | PC Setup ${ }^{4,5}$ | DM 6600 to DM 6655 (56 words) | --- | Used to store various parameters that control PC operation. |

Note 1. IR and LR bits that are not used for their allocated functions can be used as work bits.
2. The contents of the HR area, AR area, Counter area, and read/write DM area are backed up by the CPU Unit's battery. If the battery is removed or fails, the contents of these areas will be lost and returned to default values. (In CPM2C CPU Units without a battery, these areas are backed up by a capacitor.)
3. When a TC numbers is used as a word operand, the timer or counter PV is accessed; when used as a bit operand, its Completion Flag is accessed.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device.
5. The program and data in DM 6144 to DM 6655 are stored in flash memory.

SRM1(-V2)
The following memory areas can be used with the SRM1(-V2).

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | $\begin{aligned} & \hline \text { IR } 000 \text { to IR } 007 \\ & \text { (8 words) } \end{aligned}$ | $\begin{aligned} & \text { IR } 00000 \text { to IR } 00715 \\ & (128 \text { bits) } \end{aligned}$ | These bits are allocated to the external I/O terminals. The ON/OFF status of the I/O bits will be the same as the ON/OFF status of the I/O terminals <br> (When the CompoBus/S is used in 128 -bit mode, IR 004 to IR 007 and IR 014 to IR 017 can also be used as work bits.) |
|  | Output area | $\begin{array}{\|l} \hline \begin{array}{l} \text { IR } 010 \text { to IR } 017 \\ (8 \text { words) } \end{array} \\ \hline \end{array}$ | IR 01000 to IR 01715 (128 bits) |  |
|  | Work area | IR 008 to IR 009 <br> IR 018 to IR 019 <br> IR 200 to IR 239 <br> (44 words) <br> SR 240 ta | $\begin{aligned} & \text { IR } 00800 \text { to IR } 00915 \\ & \text { IR } 01800 \text { to IR } 01915 \\ & \text { IR } 20000 \text { to IR } 23915 \\ & \text { (704 bits) } \end{aligned}$ | Work bits can be freely used within the program. IR 232 to IR 239 however, are used as the MACRO input area when MCRO(99) is being used |
| SR area |  | $\begin{aligned} & \text { SR } 240 \text { to SR } 255 \\ & \text { (16 words) } \end{aligned}$ | SR 24000 to SR 25507 (248 bits) | These bits serve specific functions such as flags and control bits. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | These bits are used to temporarily store ON/OFF status at program branches. |
| HR area $^{2}$ |  | HR 00 to HR 19 (20 words) | $\begin{aligned} & \text { HR } 0000 \text { to HR } 1915 \\ & \text { (320 bits) } \end{aligned}$ | These bits store data and retain their ON/ OFF status when power is turned off, or operation starts or stops. They are used in the same way as work bits. |
| AR area ${ }^{2}$ |  | AR 00 to AR 15 (16 words) | $\begin{aligned} & \begin{array}{l} \text { AR } 0000 \text { to AR } 1515 \\ \text { (256 bits) } \end{array} \\ & \hline \end{aligned}$ | These bits serve specific functions such as flags and control bits. AR 04 to 07 are used as slaves. Refer to AR Area. |
| LR area ${ }^{1}$ |  | $\begin{aligned} & \text { LR } 00 \text { to LR } 15 \\ & \text { (16 words) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { LR } 0000 \text { to LR } 1515 \\ \text { (256 bits) } \end{array}$ | Used for a 1:1 PC Link with another PC. |
| Timer/Counter area ${ }^{2}$ |  | TC 000 to TC 127 (timer/counter numbers) ${ }^{3}$ |  | Timers and counters use the TIM, TIMH(15), CNT and CNTR(12) instructions. The same numbers are used for both timers and counters. |
| DM area | Read/write ${ }^{2}$ | $\begin{aligned} & \text { DM } 0000 \text { to DM } 1999 \\ & \text { (2,000 words) } \end{aligned}$ | --- | DM area data can be accessed in word units only. Word values are retained when the power is turned off, or operation started or stopped. <br> Read/write areas can be read and written freely within the program. |
|  | Error log | DM 2000 to DM 2021 (22 words) | --- | Used to store the time of occurrence and error code of errors that occur. These words can be used as ordinary read/write DM when the error log function is not being used. |
|  | Read-only ${ }^{4}$ | DM 6144 to DM 6599 (456 words) | --- | Cannot be overwritten from program. |
|  | PC Setup ${ }^{4}$ | DM 6600 to DM 6655 (56 words) | --- | Used to store various parameters that control PC operation. |

Note 1. IR and LR bits that are not used for their allocated functions can be used as work bits.
2. The contents of the HR area, AR area, Counter area, and read/write DM area are backed up by a capacitor or a battery. Refer to 2-1-2 Characteristics in the SRM1 Master Control Unit Operation Manual for a graph showing the backup time vs. temperature.
3. When accessing a PV, TC numbers are used as word data; when accessing Completion Flags, they are used as bit data.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device.

## 5-1-2 Functions

## IR Area

## Work Bits

The functions of the IR area are explained below.
With CPM1, CPM1A, CPM2A, and CPM2C PCs, IR area bits from IR 00000 to IR 01915 are allocated to terminals on the CPU Unit and Expansion I/O Units. With the SRM1(-V2), IR area bits from IR 00000 to IR 00715 and IR 01000 to IR 01715 are allocated to CompoBus/S Slaves. They reflect the ON/OFF status of input and output signals. Input bits begin at IR 00000, and output bits begin at IR 01000.
IR words that are not allocated to inputs or outputs can be used as work words. In addition, unused bits in IR words allocated to outputs can be used as work bits.
The work bits can be used freely within the program. They can only be used within the program, however, and not for direct external I/O.

## Note

1. The input bits shown in the following tables can operate as normal inputs or they can be assigned special functions in the PC Setup.
Special functions for input bits IR 00000 through IR 00002 are set in DM 6642:

| Bit <br> address | PC Setup setting (DM 6642 bits 08 to15) |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 01 | 02, 03, or 04 |
| IR 00000 | Used as normal inputs. | Used as high-speed counter inputs. | Used as inputs for synchronized pulse control. |
| IR 00001 |  |  |  |
| IR 00002 |  |  | Used as a normal input. |

Special functions for input bits IR 00003 through IR 00006 are set in DM 6628:

| Bit <br> address | Bits in <br> DM 6628 | PC Setup setting (in DM 6628) |  |  |
| :---: | :--- | :--- | :--- | :--- |
|  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |  |
| IR 00003 | 00 to 03 | Used as normal <br> inputs. | Used as <br> interrupt inputs <br> (including <br> counter mode). | Used as <br> quick-response <br> inputs. |
| IR 00004 | 04 to 07 |  |  |  |
| IR 00005* | 08 to 11 |  |  |  |
| IR 00006* | 12 to 15 |  |  |  |

Note *Input 00006 does not exist and input 00005 must be used as a normal input in CPM2C CPU Units with 10 I/O points.
2. Output bits IR 01000 and IR 01001 can operate as normal inputs or they can be used for pulse outputs with PULS(65), SYNC(-), or PWM(一). (Use a CPU Unit with transistor outputs for the pulse output functions.)

| Instruction | Function |
| :--- | :--- |
| PULS(65) | With SPED(64): <br> Single-phase pulse output without acceleration or deceleration |
|  | With ACC(-): <br> Single-phase pulse output with trapezoidal acceleration and <br> deceleration |
| SYNC(-) | Synchronized pulse control output |
| PWM(-) | Variable duty-ratio pulse output |

These bits mainly serve as flags to PC operation or contain present and set values for various functions. For details on the various bit functions, refer to relevant sections in this manual or to Appendix C Memory Areas.
Some SR area words can be used as work words when they are not used for their assigned purpose.

When a complex ladder diagram cannot be programmed in mnemonic code just as it is, these bits are used to temporarily store ON/OFF execution conditions at

## HR Area

AR Area

LR Area

## Timer/Counter Area

program branches. They are used only for mnemonic code. When programming directly with ladder diagrams using the SYSMAC Support Software (SSS) or the SYSMAC-CPT Support Software, TR bits are automatically processed for you.
The same TR bits cannot be used more than once within the same instruction block, but can be used again in different instruction blocks. The ON/OFF status of TR bits cannot be monitored from a Programming Device.
Examples showing the use of TR bits in programming are provided on page 350.
These bits retain their ON/OFF status even after the PC power supply has been turned off or when operation begins or stops. They are used in the same way as work bits.
These bits mainly serve as flags related to PC operation. These bits retain their status even after the PC power supply has been turned off or when operation begins or stops. For details on the various bit functions, refer to relevant sections in this manual or to Appendix C Memory Areas.
When the CPM1/CPM1A/CPM2A/CPM2C/SRM1(-V2) is linked $1: 1$ with another CPM1/CPM1A/CPM2A/CPM2C/SRM1(-V2), a CQM1, an C200HS or C200HX/HG/HE PC, these bits are used to share data. For details, refer to page 229.

LR bits can be used as work bits when not used for 1:1 PC Links.
This area is used to manage timers and counters created with $\operatorname{TIM}, \operatorname{TIMH}(15)$, TMHH (-) ${ }^{*}$, $\mathrm{TIML}(-)^{*}$, CNT, and CNTR(12). The same numbers are used for both timers and counters and each number can be used only once in the user program. Do not use the same TC number twice even for different instructions. Use TC numbers 000 through 003 for $\operatorname{TIMH}(15)$ and TC numbers 004 to 007 for TMHH (-) ${ }^{*}$. When these timer numbers are used, timing is performed as an interrupt process and the cycle timer does not affect timer operation.
TC numbers are used to create timers and counters, as well as to access Completion Flags and present values (PVs). If a TC number is designated for word data, it will access the present value (PV); if it is used for bit data, it will access the Completion Flag for the timer/counter.
Refer to instructions beginning on page 388 for details on timers and counters.
DM area data is accessed in word units only. The contents of the DM area are retained even after the PC power supply has been turned off or when operation begins or stops.

## CPM1/CPM1A

DM words DM 0000 through DM 0999, DM 1022, and DM 1023 can be used freely in the program; other DM words are allocated specific functions, described below.
DM 1000 through DM 1021 contain the error log information. Refer to Section 9 Troubleshooting for details on the error log.

## CPM2A/CPM2C

DM words DM 0000 through DM 1999 and DM 2022 through DM 2047 can be used freely in the program; other DM words are allocated specific functions, described below.
DM 2000 through DM 2021 contain the error log information. Refer to Section 9 Troubleshooting for details on the error log.

## SRM1(-V2)

DM words DM 0000 through DM 1999 can be used freely in the program; other DM words are allocated specific functions, described below.
DM 2000 through DM 2021 contain the error log information. Refer to Section 9 Troubleshooting for details on the error log.
Note DM 6600 through DM 6655 contain the PC Setup. Refer to 1-1 PC Setup for details.

## 5-1-3 CPM1/CPM1A/SRM1(-V2) Flash Memory

The following settings must be made to use the flash memory area for CPM1/CPM1A/SRM1(-V2) PCs.

## Writing Data

## Changing Memory Areas

SRM1 Cycle Times
In order to write the contents of the UM area, the DM read-only area (DM 6144 to DM 6599, and the PC Setup area (DM 6600 to DM 6655) to the flash memory, either one of the following operations must be performed.

- Switch the PC to either the MONITOR or PROGRAM mode.
- Turn the power to the PC OFF and ON again.


## Note SRM1-CO01/02 Capacitor Backup

If changes are made to the above memory areas, they are not written to the flash memory, and the power is switched off for 20 days or more (at $25^{\circ} \mathrm{C}$ ), the changes (in RAM) will be lost. If this occurs, the unchanged contents will be read from the flash memory when the PC is started again.

When operating the SRM1 for the first time after changes have been made to the UM area, the DM read only area (DM 6144 to DM 6599, and the PC Setup area (DM 6600 to DM 6655), beware of the effect resulting from the SRM1's delay in the operation on other devices.
The first operation for the SRM1 after the above memory areas have been changed will be a maximum of 850 ms later than the normal first operation without changes.
A cycle time overflow warning will not be issued when any of the following operations are performed in either MONITOR or OPERATION modes. Be careful of the effect of using online editing on SRM1 I/O response time.

- Changes to the program using online editing.
- Changes to the read-only DM area (DM 6144 to DM 6599.)
- Changes to the PC Setup area (DM 6600 to DM 6655.)

When any of the above operations are performed, the SRM1 cycle time will be increased by a maximum of 850 ms . During this tiny interrupts will be disabled while the program or memory contents is written.

## 5-2 I/O Allocation for CPM1/CPM1A/CPM2A PCs

## 5-2-1 CPU Units

CPM1

| $\begin{gathered} \text { No. of I/O } \\ \text { (on CPU Unit) } \end{gathered}$ | Model number | I/O | Allocated bits | Max. No. of Expansion I/O Units | Max. No. of I/O (see note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | CPM1-10CDR- $\square$ | Input | 6 inputs: 00000 to 00005 | 1 (see note 1) | 30 |
|  |  | Output | 4 outputs: 01000 to 01003 |  |  |
| 20 | CPM1-20CDR- $\square$ | Input | 12 inputs: 00000 to 00011 | 1 (see note 1) | 40 |
|  |  | Output | 8 outputs: 01000 to 01007 |  |  |
| 30 | CPM1-30CDR- $\square$ | Input | 18 inputs: 00000 to 00011 00100 to 00105 | 1 (see note 1) | 50 |
|  |  | Output | 12 outputs: 01000 to 01007 01100 to 01103 |  |  |
| 30 | CPM1-30CDR- $\square$-V1 | Input | 18 inputs: 00000 to 00011 00100 to 00105 | 3 (see note 2) | 90 |
|  |  | Output | 12 outputs: 01000 to 01007 01100 to 01103 |  |  |

Note 1. The values for the maximum number of $I / O$ in the above table include $I / O$ on Expansion I/O Units.
2. When using a CPM1 CPU Unit other than the CPM1-30CDR- $\square-\mathrm{V} 1$, one of the following 20-point Expansion I/O Units can be connected to the PC:

- CPM1-20EDR (relay outputs)
- CPM1A-20EDRT (sinking transistor outputs)
- CPM1A-20EDT1 (sourcing transistor outputs)

3. When using the CPM1-30CDR- $\square$-V1, up to 3 CPM1/CPM1A Expansion I/O Units or CPM1A-MAD01 Analog I/O Units can be connected to the PC.

## CPM1A

| $\begin{gathered} \text { No. of I/O } \\ \text { (on CPU Unit) } \end{gathered}$ | Model number | 1/0 | Allocated bits | Max. No. of Expansion I/O Units | $\begin{array}{\|c\|} \hline \text { Max. No. of I/O } \\ \text { (see note 1) } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | CPM1A-10CDR-CPM1A-10CDT-D CPM1A-10CDT1-D | Input | 6 inputs: 00000 to 00005 | None | 10 |
|  |  | Output | 4 outputs: 01000 to 01003 |  |  |
| 20 | CPM1A-20CDR-CPM1A-20CDT-D CPM1A-20CDT1-D | Input | 12 inputs: 0000 to 00011 | None | 20 |
|  |  | Output | 8 outputs: 01000 to 01007 |  |  |
| 30 | CPM1A-30CDR-CPM1A-30CDT-D CPM1A-30CDT1-D | Inputs | 18 inputs: 00000 to 00011 00100 to 00105 | 3 (see note) | 90 |
|  |  | Output | 12 outputs: 01000 to 01007 01100 to 01103 |  |  |
| 40 | CPM1A-40CDR-CPM1A-40CDT-D CPM1A-40CDT1-D | Inputs | 24 inputs: 00000 to 00011 00100 to 00111 | 3 (see note) | 100 |
|  |  | Output | 16 outputs: 01000 to 01007 01100 to 01107 |  |  |

Note 1. The values for the maximum number of I/O in the above table include I/O on Expansion I/O Units.
2. When using a CPM1A CPU Unit with 30 or 40 I/O points, up to 3 Expansion Units or Expansion I/O Units can be connected to the PC.

## CPM2A

| No. of I/O (on CPU Unit) | Model number | I/O | Allocated bits | Max. No. of Expansion I/O Units | $\begin{aligned} & \text { Max. No. of I/O } \\ & \text { (see note 1) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | CPM2A-20CDR- $\square$CPM2A-20CDT-DCPM2A-20CDT1-D | Input | 12 inputs: 0000 to 00011 | 3 | 80 |
|  |  | Output | 8 outputs: 01000 to 01007 |  |  |
| 30 | $\begin{aligned} & \text { CPM2A-30CDR- } \square \\ & \text { CPM2A-30CDT-D } \\ & \text { CPM2A-30CDT1-D } \end{aligned}$ | Input | 18 inputs: 00000 to 00011 00100 to 00105 | 3 | 90 |
|  |  | Output | 12 outputs: 01000 to 01007 01100 to 01103 |  |  |
| 40 | CPM2A-40CDR-CPM2A-40CDT-D CPM2A-40CDT1-D | Input | $\begin{aligned} & 24 \text { inputs: } \\ & 00000 \text { to } 00011 \\ & 00100 \text { to } 00111 \end{aligned}$ | 3 | 100 |
|  |  | Output | 16 outputs: 01000 to 01007 01100 to 01107 |  |  |
| 60 | CPM2A-60CDR-CPM2A-60CDT-D CPM2A-60CDT1-D | Input | 36 inputs: 00000 to 00011 00100 to 00111 00200 to 00211 | 3 | 120 |
|  |  | Output | 24 outputs: <br> 01000 to 01007 <br> 01100 to 01107 <br> 01200 to 01207 |  |  |

Note 1. The values for the maximum number of I/O in the above table include the I/O on Expansion I/O Units.
2. When using a CPM2A CPU Unit, up to 3 Expansion Units or Expansion I/O Units can be connected to the PC.

## CPU Unit Allocation

- In the following diagrams, shaded areas indicate bits actually used for inputs or outputs.
- Input bits are allocated starting from IR 00000.
- Output bits are allocated starting from IR 01000.
- Bits in the output words that are not used as output bits can be used as work bits.
- Bits in the input words that are not used as input bits cannot be used as work bits.


## CPU Units with 10 I/O Points



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 20 I/O Points



> CPM1-20CDR- $\square$
> CPM1A-20CD $\square-\square$
> CPM2A-20CD $\square-\square$

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 30 I/O Points



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 40 I/O Points



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 60 I/O Points



CPM1A-60CD $\square-\square$
CPM2A-60CD $\square-$

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 5-2-2 Expansion I/O Units

| No. of I/O | Model number | I/O | Allocated bits | Compatible CPU Units |
| :---: | :---: | :---: | :---: | :---: |
| 8 | CPM1A-8ED | Input | 8 inputs: Word (m+1), bits 00 to 07 | CPM1-30CDR- $\square$-V1 <br> CPM1A <br> CPM2A |
|  |  | Output | --- |  |
| 8 | CPM1A-8ER CPM1A-8ET CPM1A-8ET1 | Input | --- | CPM1-30CDR- $\square-\mathrm{V} 1$ CPM1A CPM2A |
|  |  | Output | 8 outputs: Word ( $n+1$ ), bits 00 to 07 |  |
| 20 | CPM1A-20EDR CPM1A-20EDR1 CPM1A-20EDT CPM1A-20EDT1 | Input | 12 inputs: Word (m+1), bits 00 to 11 | CPM1-30CDR- $\square$-V1 <br> CPM1A <br> CPM2A |
|  |  | Output | 8 outputs: Word ( $n+1$ ), bits 00 to 07 |  |
| 20 | CPM1A-20EDR | Input | 12 inputs: Word (m+1), bits 00 to 11 | CPM1-10CDR- $\square$CPM1-20CDR- $\square$CPM1-30CDR- $\square(-\mathrm{V} 1)$ |
|  |  | Output | 8 outputs: Word ( $n+1$ ), bits 00 to 07 |  |

Note m: "m" denotes the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
n : "n" denotes the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.

## Expansion I/O Unit Allocation

- In the following diagrams, shaded areas indicate bits actually used for inputs or outputs.
- Input bits are allocated to Expansion I/O Units from word ( $m+1$ ), where " $m$ " is the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
- Output bits are allocated to Expansion I/O Units from word ( $n+1$ ), where " $n$ " is the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
- Bits in the output words that are not used as output bits can be used as work bits.
- Bits in the input words that are not used as input bits cannot be used as work bits.


## Expansion I/O Units with 8 Inputs



CPM1A-8ED

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Units with 8 Outputs



CPM1A-8ER
CPM1A-8ET
CPM1A-8ET1

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Units with 20 I/O Points



CPM1-20EDR CPM1A-20EDR CPM1A-20EDR1 CPM1A-20EDT CPM1A-20EDT1

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| Inputs | $m+1$ | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | $n+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 5-2-3 Expansion Units

| Unit | Model number | I/O | Allocated words/bits | Max. No. of Units | Compatible CPU Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog I/O Unit | CPM1A-MAD01 CPM1A-MAD11 | Input | 2 words: m+1, m+2 | 3 (see note 2) | CPM1 CPM1A CPM2A |
|  |  | Output | 1 word: $\mathrm{n}+1$ |  |  |
| Temperature Sensor Units | $\begin{aligned} & \text { CPM1A-TS001 } \\ & \text { CPM1A-TS101 } \end{aligned}$ | Input | 2 words: m+1, m+2 | 3 | CPM1A CPM2A |
|  |  | Output | --- |  |  |
|  | CPM1A-TS002CPM1A-TS102 | Input | 4 words: $\mathrm{m}+1$ to $\mathrm{m}+4$ | 1 | CPM1A CPM2A |
|  |  | Output | --- |  |  |
| CompoBus/S I/O Link Unit | CPM1A-SRT21 | Input | 8 bits: $\mathrm{m}+1$ | 3 | CPM1A CPM2A |
|  |  | Output | 8 bits: $\mathrm{n}+1$ |  |  |
| DeviceNet I/O Link Unit | CPM1A-DRT21 | Input | 32 bits: $m+1, m+2$ | 3 | CPM1A CPM2A |
|  |  | Output | 32 bits: $\mathrm{n}+1, \mathrm{n}+2$ |  |  |

Note 1. m: "m" denotes the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
n : " n " denotes the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
2. Only CPM1 CPU Units with the "-V1" suffix can have 3 Analog I/O Units connected. CPU Units without the "-V1" suffix can only have one Analog I/O Unit connected.
3. Only one CPM1A-TS002/102 Temperature Sensor Unit can be connected to the PC. If a CPM1A-TS002/102 Temperature Sensor Unit is connected to the PC, one more Expansion Unit (other than another CPM1A-TS002/102 Temperature Sensor Unit) or Expansion I/O Unit can be connected.

## Analog I/O Unit

CPM1A-MAD01/MAD11


## Temperature Sensor Units



## CompoBus/S I/O Link Unit and DeviceNet I/O Link Unit



Note Input bits 00 to 07 in word $(m+1)$ are for outputs from the Master. Output bits 00 to 07 in word $(n+1)$, are for inputs to the Master.

## 5-2-4 Examples of Expansion Unit and Expansion I/O Unit Allocation

- When using a CPM1 CPU Unit without "-V1" at the end of the model number, only one Expansion I/O Unit can be connected.
- When using a CPM1 CPU Unit with "-V1" at the end of the model number, up to 3 CPM1A-series Expansion I/O Units can be connected.
- When using a CPM1A CPU Unit with 30 or 40 I/O points, or when using a CPM2A CPU Unit, up to 3 Expansion Units or Expansion I/O Units, excluding 4-input Temperature Sensor Units, can be connected. Only one 4-input Temperature Sensor Unit can be connected. If a 4-input Temperature Sensor Unit is connected to the PC, only one more Expansion Unit (except for another 4-input Temperature Sensor Unit) or Expansion I/O Unit can be connected.


## Example: CPU Unit with 20 I/O Points + Expansion I/O Unit with 20 I/O Points

CPU Unit (20 I/O points)

Expansion I/O Unit

(20 I/O points)


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- IR 00000 to IR 00011 and IR 00100 to IR 00111 are allocated as input bits. IR 00012 to 00015 cannot be used.
- IR 01000 to IR 01007 and IR 01100 to IR 01107 are allocated as output bits. IR 01108 to IR 01115 can be used as work bits.
- IR 002 to IR 009 of the input words and IR 012 to IR 019 of the output words can all be used as work words.

Example: CPU Unit with 30 I/O Points + 3 Expansion I/O Units with 20 I/O Points


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 014 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Example: CPU Unit with 60 I/O Points + 3 Expansion I/O Units


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 014 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 015 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Example: Configuration Including Analog I/O Unit, Temperature Sensor Unit, and Expansion I/O Unit


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 | Used for input 0 of the Analog I/O Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 | Used for input 1 of the Analog I/O Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 005 | Used for input 0 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 006 | Used for input 1 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 007 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 | Used for the output of the Analog I/O Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 014 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

With the exception of CPM1A-TS002/102 Temperature Sensor Units, up to 3 Expansion Units (Analog I/O Units, Temperature Sensor Units, or CompoBus/S Units) can be connected to a CPM1A or CPM2A PC. Only one CPM1A-TS002/102 Temperature Sensor Unit can be connected. (See page 323 for an example of CPM1A-TS002/102 allocations.)

Example: Configuration Including Temperature Sensor Unit with 4 Inputs and CompoBus/S Link Unit

CPU Unit (60 I/O points)

| 36 inputs |
| :--- |
| IR 00000 to IR 00011 |
| IR 00100 to IR 00111 |
| IR 00200 to IR 00211 |

Temperature Sensor Unit CompoBus/S I/O Link Unit CPM1A-TS002/102 CPM1A-SRT21

## 24 outputs

IR 01000 to IR 01007 IR 01100 to IR 01107 IR 01200 to IR 01207


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 | Used for input 0 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 | Used for input 1 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 005 | Used for input 1 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 006 | Used for input 1 of the Temperature Sensor Unit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 007 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Only one 4-input Temperature Sensor Unit (CPM1A-TS002/102) can be connected to the PC. The CPM1A-TS002/102 can, however, be connected together with an Expansion I/O Unit or a different Expansion Unit.

## 5-3 I/O Allocation for CPM2C PCs

## 5-3-1 CPU Units

| $\begin{gathered} \text { No. of I/O } \\ \text { (on CPU Unit) } \end{gathered}$ | Model number | I/O | Allocated bits | Max. No. of Expansion I/O Units | $\begin{aligned} & \text { Max. No. of I/O } \\ & \text { (see note 1) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | CPM2C-10C $\square$ D $\square \square \square$-D | Inputs | 6 inputs: 00000 to 00005 | 5 | 170 |
|  |  | Outputs | 4 outputs: 01000 to 01003 |  |  |
| 20 | CPM2C-20C $\square$ D $\square \square \square$-D | Inputs | 12 inputs: 00000 to 00011 | 5 | 180 |
|  |  | Outputs | 8 outputs: 01000 to 01007 |  |  |
| 32 | CPM2C-32CDT $\square \square$-D | Inputs | 16 inputs: 00000 to 00007 and 00100 to 00107 | 5 | 192 |
|  |  | Outputs | 16 outputs: 01000 to 01007 and 01100 to 01107 |  |  |

Note 1. The values for the maximum number of $I / O$ in the above table include the $I / O$ on Expansion I/O Units.
2. Although only up to 5 Expansion Units or Expansion I/O Units can be connected to a CPM2C PC, no more than 10 input words and 10 output words can be allocated.

## CPU Unit Allocation

- In the following diagrams, shaded areas indicate bits actually used for inputs or outputs.
- Input bits are allocated starting from IR 00000.
- Output bits are allocated starting from IR 01000.
- Bits in the output words that are not used as output bits can be used as work bits.
- Bits in the input words that are not used as input bits cannot be used as work bits.


## CPU Units with 10 I/O Points

| 6 inputs |
| :--- |
| IR 00000 |
| to |
| IR 00005 |
| 4 outputs |
| IR 01000 |
| to |
| IR 01003 |

CPM2C-10C $\square \mathrm{D} \square \square-\square$

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 20 I/O Points



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CPU Units with 32 I/O Points

| 16 inputs |
| :--- |
| IR 00000 to IR 00007 |
| and |
| IR 00100 to IR 00107 |
| 16 outputs <br> IR 01000 to IR 01007 <br> and <br> IR 01100 to IR 01107 |


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 5-3-2 Expansion I/O Units

| No. of I/O | Model number | I/O | Allocated bits | Max. No. of Units |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CPM2C | CPM2C-S |
| 8 | CPM2C-8ED $\square$ | Input | 8 inputs: Word (m+1), bits 00 to 07 | 5 | 3 |
|  |  | Output | --- |  |  |
| 16 | CPM2C-16ED $\square$ | Input | 16 inputs: Word (m+1), bits 00 to 15 | 5 | 3 |
|  |  | Output | --- |  |  |
| 8 | $\begin{aligned} & \text { CPM2C-8ER } \\ & \text { CPM2C-8ET } \square \\ & \text { CPM2C-8ET1 } \end{aligned}$ | Input | --- | 5 | 3 |
|  |  | Output | 8 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 07 |  |  |
| 16 | $\begin{aligned} & \text { CPM2C-16ET } \\ & \text { CPM2C-16ET1 } \end{aligned}$ | Input | --- | 5 | 3 |
|  |  | Output | 16 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 15 |  |  |
| 10 | CPM2C-10EDR | Input | 6 inputs: Word ( $m+1$ ), bits 00 to 05 | 5 | 3 |
|  |  | Output | 4 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 03 |  |  |
| 20 | CPM2C-20EDR | Input | 12 inputs: Word (m+1), bits 00 to 11 | 5 | 3 |
|  |  | Output | 8 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 07 |  |  |
| 24 | CPM2C-24EDT CPM2C-24EDT1 | Input | 16 inputs: Word (m+1), bits 00 to 15 | 5 | 3 |
|  |  | Output | 8 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 07 |  |  |
| 32 | CPM2C-32EDT CPM2C-32EDT1 | Input | 16 inputs: Word (m+1), bits 00 to 15 | 5 | 3 |
|  |  | Output | 16 outputs: Word ( $\mathrm{n}+1$ ), bits 00 to 15 |  |  |

Note m: "m" denotes the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
n : "n" denotes the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.

## Expansion I/O Unit Allocation

- In the following diagrams, shaded areas indicate bits actually used for inputs or outputs.
- Input bits are allocated to Expansion I/O Units starting from word ( $m+1$ ), where " $m$ " is the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
- Output bits are allocated to Expansion I/O Units starting from word ( $\mathrm{n}+1$ ), where " n " is the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
- Bits in the output words that are not used as output bits can be used as work bits.
- Bits in the input words that are not used as input bits can be used as work bits.


## Expansion I/O Unit with 8 Inputs



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Unit with 16 Inputs



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Units with 8 Outputs



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Units with 16 Outputs



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Unit with 10 I/O Points

| 6 inputs <br> Word $(m+1)$, bit 00 <br> to <br> Word $(m+1)$, bit 05 |
| :--- | :--- |
| 4 outputs |
| Word $(n+1)$, bit 00 |
| to |
| Word $(n+1)$, bit 03 |


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Unit with 20 I/O Points



| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Expansion I/O Units with 24 I/O Points


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Expansion I/O Units with 32 I/O Points



> CPM2C-32EDTC CPM2C-32EDT1C CPM2C-32EDTM CPM2C-32EDT1M

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | $\mathrm{m}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | $\mathrm{n}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 5-3-3 Expansion Units

| Unit | Model number | I/O | Allocated words | Max. No. of Units |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CPM2C | CPM2C-S |
| Analog I/O Unit | CPM2C-MAD11 | Input | 2 inputs: m+1, m+2 | 4 | 3 |
|  |  | Output | 1 output: $\mathrm{n}+1$ |  |  |
| Temperature Sensor Unit | $\begin{aligned} & \hline \text { CPM2C-TS001 } \\ & \text { CPM2C-TS101 } \end{aligned}$ | Input | 2 inputs: m+1, m+2 | 4 | 3 |
|  |  | Output | --- |  |  |
| CompoBus/S I/O Link Unit | CPM2C-SRT21 | Input | 1 input: m+1 | 5 | 3 |
|  |  | Output | 1 output: $\mathrm{n}+1$ |  |  |

Note 1. m: "m" denotes the last input word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
n : " n " denotes the last output word allocated to the CPU Unit, or to the previous Expansion Unit or Expansion I/O Unit if one is already connected.
2. Because the CPM2C-MAD11 Analog I/O Unit and the CPM2C-TS001/101 Temperature Sensor Units require 2 I/O words each, only 4 of these Units can be connected to the PC. (The CPU Unit itself requires one input word and one output word.) A different Unit, such as an Expansion I/O Unit or the CPM2C-SRT21 CompoBus/S I/O Link Unit, can, however, be connected in addition to 4 Analog I/O Units or Temperature Sensor Units.

## Analog I/O Unit



## Temperature Sensor Units

CPM2C-TS001/TS101


## CompoBus/S I/O Link Unit

CPM2C-SRT21


Note Input bits 00 to 07 in word $(\mathrm{m}+1)$ are for outputs from the Master. Output bits 00 to 07 in word ( $n+1$ ), are for inputs to the Master.

## 5-3-4 Examples of Expansion Unit and Expansion I/O Unit Allocation

Up to 5 Expansion Units or Expansion I/O Units can be connected to a CPM2C PC. Input bits and output bits are automatically allocated starting from the CPU Unit and continuing through Expansion Units and Expansion I/O Units in the order in which they are connected. The input area consists of the 10 words from IR 000 to 009, and the output area consists of the 10 words from IR 010 to 019. Although I/O bits are allocated automatically, it is necessary to ensure that both the number of input words and the number of output words do not exceed 10. For example, the Analog I/O Unit and Temperature Sensor Unit require 2 input words and so it is not possible to connect 5 of these Units.

Example: CPU Unit with 20 I/O Points + Expansion I/O Unit with 24 I/O Points
CPU Unit

(20 I/O points) | Expansion I/O Unit |
| :--- |
| (24 I/O points) |

| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Example: CPU Unit with 32 I/O Points + 5 Expansion I/O Units with 32 I/O Points

| CPU Unit (32 I/O points) | Expansion I/O Unit (32 I/O points) | Expansion I/O Unit (32 I/O points) | Expansion I/O Unit (32 I/O points) | Expansion I/O Unit (32 I/O points) | Expansion I/O Unit (32 I/O points) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 inputs <br> IR 00000 to IR 00007 and <br> IR 00100 to IR 00107 | $\begin{aligned} & 16 \text { inputs } \\ & \text { IR } 00200 \\ & \text { to } \\ & \text { IR } 00215 \end{aligned}$ | 16 inputs IR 00300 to IR 00315 | $\begin{aligned} & 16 \text { inputs } \\ & \text { IR } 00400 \\ & \text { to } \\ & \text { IR } 00415 \end{aligned}$ | 16 inputs <br> IR 00500 <br> to <br> IR 00515 | $\begin{aligned} & 16 \text { inputs } \\ & \text { IR } 00600 \\ & \text { to } \\ & \text { IR } 00615 \end{aligned}$ |
| 16 outputs <br> IR 01000 to IR 01007 and <br> IR 01100 to IR 01107 | $\begin{aligned} & 16 \text { outputs } \\ & \text { IR } 01200 \\ & \text { to } \\ & \text { IR } 01215 \end{aligned}$ | 16 outputs <br> IR 01300 <br> to <br> IR 012315 | $\begin{aligned} & 16 \text { outputs } \\ & \text { IR } 01400 \\ & \text { to } \\ & \text { IR } 01415 \end{aligned}$ | 16 outputs <br> IR 01500 <br> to <br> IR 01515 | $\begin{aligned} & 16 \text { outputs } \\ & \text { IR } 01600 \\ & \text { to } \\ & \text { IR } 01615 \end{aligned}$ |


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 005 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 006 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 014 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 015 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 016 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Example: Configuration Including Expansion I/O Units and a CompoBus/S I/O Link Unit


Example: Configuration Including Analog I/O Units, Temperature Sensor Units, and Expansion I/O Unit

| CPU Unit (20 I/O points) | Analog I/O Unit 1 CPM2C-MAD11 | Temperature Sensor Unit 1 CPM2C-TS001 | Analog I/O Unit 2 CPM2C-MAD11 | Temperature Sensor Unit 2 CPM2C-TS101 | Expansion I/O Unit (24 I/O points) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 inputs <br> IR 00000 <br> to <br> IR 00011 | 2 analog inputs Input 0: IR 001 Input 1: IR 002 | 2 temperature inputs Input 0: IR 003 Input 1: IR 004 | 2 analog inputs Input 0: IR 005 Input 1: IR 006 | 2 temperature inputs <br> Input 0: IR 007 <br> Input 1: IR 008 | 16 inputs <br> IR 00900 <br> to <br> IR 00915 |
| 8 outputs IR 01000 to IR 01007 | 1 analog output Output: IR 011 | No outputs | 1 analog output Output: word 012 | No outputs | $\begin{aligned} & 8 \text { outputs } \\ & \text { IR } 01300 \\ & \text { to } \\ & \text { IR } 01307 \end{aligned}$ |


| Bits |  | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs | IR 000 | Do not use |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 001 | Used for input 0 of Analog I/O Unit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 002 | Used for input 1 of Analog I/O Unit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 003 | Used for input 0 of Temperature Sensor Unit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 004 | Used for input 1 of Temperature Sensor Unit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 005 | Used for input 0 of Analog I/O Unit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 006 | Used for input 1 of Analog I/O Unit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 007 | Used for input 0 of Temperature Sensor Unit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 008 | Used for input 1 of Temperature Sensor Unit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 009 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Outputs | IR 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 011 | Used for the output of Analog I/O Unit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 012 | Used for the output of Analog I/O Unit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | IR 013 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## SECTION 6 Ladder-diagram Programming

This section explains the basic steps and concepts involved in writing a basic ladder diagram program. It introduces the instructions that are used to build the basic structure of the ladder diagram and control its execution. The entire set of instructions used in programming is described in Section 7 Instruction Set.
6-1 Basic Procedure ..... 334
6-2 Instruction Terminology ..... 334
6-3 Basic Ladder Diagrams ..... 335
6-3-1 Basic Terms ..... 335
6-3-2 Mnemonic Code ..... 336
6-3-3 Ladder Instructions ..... 337
6-3-4 OUTPUT and OUTPUT NOT ..... 340
6-3-5 The END Instruction ..... 341
6-3-6 Logic Block Instructions ..... 341
6-3-7 Coding Multiple Right-hand Instructions ..... 349
6-3-8 Branching Instruction Lines ..... 349
6-3-9 Jumps ..... 353
6-4 Controlling Bit Status ..... 354
6-4-1 SET and RESET ..... 354
6-4-2 DIFFERENTIATE UP and DIFFERENTIATE DOWN ..... 355
6-4-3 KEEP ..... 355
6-4-4 Self-maintaining Bits (Seal) ..... 356
6-5 Work Bits (Internal Relays) ..... 356
6-6 Programming Precautions ..... 358
6-7 Program Execution ..... 360

## 6-1 Basic Procedure

There are several basic steps involved in writing a program. Sheets that can be copied to aid in programming are provided in Appendix D I/O Assignment Sheet and Appendix E Program Coding Sheet.
1, 2, 3... 1. Obtain a list of all I/O devices and the I/O points that have been assigned to them and prepare a table that shows the I/O bit allocated to each I/O device.
2. If you are using LR bits to link two PCs, prepare sheet showing the used of these bits.
3. Determine what words are available for work bits and prepare a table in which you can allocate these as you use them.
4. Also prepare tables of TC numbers and jump numbers so that you can allocate these as you use them. Remember, the function of a TC number can be defined only once within the program; jump numbers 01 through 99 can be used only once each. (TC number are described in 7-15 Timer and Counter Instructions; jump numbers are described later in this section.)
5. Draw the ladder diagram.
6. Input the program into the CPU Unit. When using the Programming Console, this will involve converting the program to mnemonic form.
7. Check the program for syntax errors and correct these.
8. Execute the program to check for execution errors and correct these.
9. After the entire Control System has been installed and is ready for use, execute the program and fine tune it if required.
The basics of ladder-diagram programming and conversion to mnemonic code are described in 6-3 Basic Ladder Diagrams. Preparing for and inputting the program via the Programming Console are described in the CPM1 Operation Manual, the CPM1A Operation Manual, the CPM2A Operation Manual, the CPM2C Operation Manual, and the SRM1 Master Control Units Manual and via the SSS in the SSS Operation Manual: $C$-series PCs.
The rest of Section 6 covers more advanced programming, programming precautions, and program execution. All special application instructions are covered in Section 7 Instruction Set. Debugging is described in the CPM1 Operation Manual, the CPM1A Operation Manual, the CPM2A Operation Manual, the CPM2C Operation Manual, the SRM1 Master Control Units Manual, and SSS Operation Manual: C-series PCs. Section 9 Troubleshooting also provides information required for debugging.

## 6-2 Instruction Terminology

There are basically two types of instructions used in ladder-diagram programming: instructions that correspond to the conditions on the ladder diagram and are used in instruction form only when converting a program to mnemonic code and instructions that are used on the right side of the ladder diagram and are executed according to the conditions on the instruction lines leading to them.

Most instructions have at least one or more operands associated with them. Operands indicate or provide the data on which an instruction is to be performed. These are sometimes input as the actual numeric values, but are usually the addresses of data area words or bits that contain the data to be used. For instance, a MOVE instruction that has IR 000 designated as the source operand will move the contents of IR 000 to some other location. The other location is also designated as an operand. A bit whose address is designated as an operand is called an operand bit; a word whose address is designated as an operand is called an operand word. If the actual value is entered as a constant, it is preceded by \# to indicate that it is not an address.

Other terms used in describing instructions are introduced in Section 7 Instruction Set.

## 6-3 Basic Ladder Diagrams

A ladder diagram consists of one line running down the left side with lines branching off to the right. The line on the left is called the bus bar; the branching lines, instruction lines or rungs. Along the instruction lines are placed conditions that lead to other instructions on the right side. The logical combinations of these conditions determine when and how the instructions at the right are executed. A ladder diagram is shown below.


As shown in the diagram above, instruction lines can branch apart and they can join back together. The vertical pairs of lines are called conditions. Conditions without diagonal lines through them are called normally open conditions and correspond to a LOAD, AND, or OR instruction. The conditions with diagonal lines through them are called normally closed conditions and correspond to a LOAD NOT, AND NOT, or OR NOT instruction. The number above each condition indicates the operand bit for the instruction. It is the status of the bit associated with each condition that determines the execution condition for following instructions. The way the operation of each of the instructions corresponds to a condition is described below. Before we consider these, however, there are some basic terms that must be explained.

Note When displaying ladder diagrams with the SSS, a second bus bar will be shown on the right side of the ladder diagram and will be connected to all instructions on the right side. This does not change the ladder-diagram program in any functional sense. No conditions can be placed between the instructions on the right side and the right bus bar, i.e., all instructions on the right must be connected directly to the right bus bar. Refer to the SSS Operation Manual: C-series PCs for details.

## 6-3-1 Basic Terms

Normally Open and Normally Closed Conditions

Each condition in a ladder diagram is either ON or OFF depending on the status of the operand bit that has been assigned to it. A normally open condition is ON if the operand bit is ON; OFF if the operand bit is OFF. A normally closed condition is ON if the operand bit is OFF; OFF if the operand bit is ON. Generally speaking, you use a normally open condition when you want something to happen when a
bit is ON, and a normally closed condition when you want something to happen when a bit is OFF.


## Execution Conditions

## Operand Bits

## Logic Blocks

## Instruction Block

In ladder diagram programming, the logical combination of ON and OFF conditions before an instruction determines the compound condition under which the instruction is executed. This condition, which is either ON or OFF, is called the execution condition for the instruction. All instructions other than LOAD instructions have execution conditions.

The operands designated for any of the ladder instructions can be any bit in the IR, SR, HR, AR, LR, or TC areas. This means that the conditions in a ladder diagram can be determined by l/O bits, flags, work bits, timers/counters, etc. LOAD and OUTPUT instructions can also use TR area bits, but they do so only in special applications. Refer to 6-3-8 Branching Instruction Lines for details.

The way that conditions correspond to what instructions is determined by the relationship between the conditions within the instruction lines that connect them. Any group of conditions that go together to create a logic result is called a logic block. Although ladder diagrams can be written without actually analyzing individual logic blocks, understanding logic blocks is necessary for efficient programming and is essential when programs are to be input in mnemonic code.

An instruction block consists of all the instructions that are interconnected across the ladder diagram. One instruction block thus consists of all the instructions between where you can draw a horizontal line across the ladder diagram without intersecting any vertical lines and the next place where you can draw the same type of horizontal line.

## 6-3-2 Mnemonic Code

The ladder diagram cannot be directly input into the PC via a Programming Console; the SSS is required. To input from a Programming Console, it is necessary to convert the ladder diagram to mnemonic code. The mnemonic code provides exactly the same information as the ladder diagram, but in a form that can be typed directly into the PC. Actually you can program directly in mnemonic code, although it in not recommended for beginners or for complex programs. Also, regardless of the Programming Device used, the program is stored in memory in mnemonic form, making it important to understand mnemonic code.

Because of the importance of the Programming Console as a Programming Device and because of the importance of mnemonic code in complete understanding of a program, we will introduce and describe the mnemonic code along with the ladder diagram. Remember, you will not need to use the mnemonic code if you are inputting via the SSS (although you can use it with the SSS if you prefer).

## Program Memory Structure

The program is input into addresses in Program Memory. Addresses in Program Memory are slightly different to those in other memory areas because each address does not necessarily hold the same amount of data. Rather, each address holds one instruction and all of the definers and operands (described in more
detail later) required for that instruction. Because some instructions require no operands, while others require up to three operands, Program Memory addresses can be from one to four words long.

Program Memory addresses start at 00000 and run until the capacity of Program Memory has been exhausted. The first word at each address defines the instruction. Any definers used by the instruction are also contained in the first word. Also, if an instruction requires only a single bit operand (with no definer), the bit operand is also programmed on the same line as the instruction. The rest of the words required by an instruction contain the operands that specify what data is to be used. When converting to mnemonic code, all but ladder diagram instructions are written in the same form, one word to a line, just as they appear in the ladder diagram symbols. An example of mnemonic code is shown below. The instructions used in it are described later in the manual.

| Address | Instruction | Operands |  |
| :---: | :---: | :---: | :---: |
| 00000 | LD | HR | 0001 |
| 00001 | AND |  | 00001 |
| 00002 | OR |  | 00002 |
| 00003 | LD NOT |  | 00100 |
| 00004 | OR |  | 00101 |
| 00005 | AND LD |  |  |
| 00006 | MOV(21) |  |  |
|  |  |  | 000 |
|  |  | DM | 0000 |
| 00007 | CMP(20) |  |  |
|  |  | DM | 0000 |
|  |  | HR | 00 |
| 00008 | AND |  | 25505 |
| 00009 | OUT |  | 20000 |
| 00010 | MOV(21) |  |  |
|  |  | DM | 0000 |
|  |  | DM | 0500 |
| 00011 | LD |  | 00502 |
| 00012 | AND |  | 00005 |
| 00013 | OUT |  | 20001 |

The address and instruction columns of the mnemonic code table are filled in for the instruction word only. For all other lines, the left two columns are left blank. If the instruction requires no definer or bit operand, the operand column is left blank for first line. It is a good idea to cross through any blank data column spaces (for all instruction words that do not require data) so that the data column can be quickly scanned to see if any addresses have been left out.

When programming, addresses are automatically displayed and do not have to be input unless for some reason a different location is desired for the instruction. When converting to mnemonic code, it is best to start at Program Memory address 00000 unless there is a specific reason for starting elsewhere.

## 6-3-3 Ladder Instructions

The ladder instructions are those instructions that correspond to the conditions on the ladder diagram. Ladder instructions, either independently or in combination with the logic block instructions described next, form the execution conditions upon which the execution of all other instructions are based.

## LOAD and LOAD NOT

AND and AND NOT

The first condition that starts any logic block within a ladder diagram corresponds to a LOAD or LOAD NOT instruction. Each of these instruction requires one line of mnemonic code. "Instruction" is used as a dummy instruction in the following examples and could be any of the right-hand instructions described later in this manual.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | Instruction |  |
| 00002 | LD NOT | 00000 |
| 00003 | Instruction |  |

When this is the only condition on the instruction line, the execution condition for the instruction at the right is ON when the condition is ON. For the LOAD instruction (i.e., a normally open condition), the execution condition would be ON when IR 00000 was ON; for the LOAD NOT instruction (i.e., a normally closed condition), it would be ON when 00000 was OFF.

When two or more conditions lie in series on the same instruction line, the first one corresponds to a LOAD or LOAD NOT instruction; and the rest of the conditions, to AND or AND NOT instructions. The following example shows three conditions which correspond in order from the left to a LOAD, an AND NOT, and an AND instruction. Again, each of these instructions requires one line of mnemonic code.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00100 |
| 00002 | AND | LR |
| 00003 | Instruction |  |

The instruction would have an ON execution condition only when all three conditions are ON, i.e., when IR 00000 was ON, IR 00100 was OFF, and LR 0000 was ON.

AND instructions in series can be considered individually, with each taking the logical AND of the execution condition (i.e., the total of all conditions up to that point) and the status of the AND instruction's operand bit. If both of these are ON, an ON execution condition will be produced for the next instruction. If either is OFF, the result will also be OFF. The execution condition for the first AND instruction in a series is the first condition on the instruction line.

Each AND NOT instruction in a series would take the logical AND between its execution condition and the inverse of its operand bit.

## OR and OR NOT

When two or more conditions lie on separate instruction lines running in parallel and then joining together, the first condition corresponds to a LOAD or LOAD NOT instruction; the rest of the conditions correspond to OR or OR NOT instructions. The following example shows three conditions which correspond in order from the top to a LOAD NOT, an OR NOT, and an OR instruction. Again, each of these instructions requires one line of mnemonic code.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD NOT | 00000 |
| 00001 | OR NOT | 00100 |
| 00002 | OR | LR |
| 00003 | Instruction |  |

The instruction would have an ON execution condition when any one of the three conditions was ON, i.e., when IR 00000 was OFF, when IR 00100 was OFF, or when LR 0000 was ON.

OR and OR NOT instructions can be considered individually, each taking the logical OR between its execution condition and the status of the OR instruction's operand bit. If either one of these were ON, an ON execution condition would be produced for the next instruction.

When AND and OR instructions are combined in more complicated diagrams, they can sometimes be considered individually, with each instruction performing a logic operation on the execution condition and the status of the operand bit. The following is one example. Study this example until you are convinced that the mnemonic code follows the same logic flow as the ladder diagram.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND | 00001 |
| 00002 | OR | 00200 |
| 00003 | AND | 00002 |
| 00004 | AND NOT | 00003 |
| 00005 | Instruction |  |

Here, an AND is taken between the status of IR 00000 and that of IR 00001 to determine the execution condition for an OR with the status of IR 00200. The result of this operation determines the execution condition for an AND with the status of IR 00002, which in turn determines the execution condition for an AND with the inverse (i.e., and AND NOT) of the status of IR 00003.

In more complicated diagrams, however, it is necessary to consider logic blocks before an execution condition can be determined for the final instruction, and that's where AND LOAD and OR LOAD instructions are used. Before we consider more complicated diagrams, however, we'll look at the instructions required to complete a simple "input-output" program.

## 6-3-4 OUTPUT and OUTPUT NOT

The simplest way to output the results of combining execution conditions is to output it directly with the OUTPUT and OUTPUT NOT. These instructions are used to control the status of the designated operand bit according to the execution condition. With the OUTPUT instruction, the operand bit will be turned ON as long as the execution condition is ON and will be turned OFF as long as the execution condition is OFF. With the OUTPUT NOT instruction, the operand bit will be turned ON as long as the execution condition is OFF and turned OFF as long as the execution condition is ON. These appear as shown below. In mnemonic code, each of these instructions requires one line.


| Address | Instruction | Operands |
| :---: | :---: | :---: |
| 00000 | LD | 00000 |
| 00001 | OUT | 01000 |


| Address | Instruction | Operands |
| :---: | :---: | :---: |
| 00000 | LD | 00001 |
| 00001 | OUT NOT | 01001 |

In the above examples, IR 01000 will be ON as long as IR 00000 is ON and IR 01001 will be OFF as long as IR 00001 is ON. Here, IR 00000 and IR 00001 would be input bits and IR 01000 and IR 01001 output bits assigned to the Units controlled by the PC, i.e., the signals coming in through the input points assigned IR 00000 and IR 00001 are controlling the output points assigned IR 01000 and IR 01001, respectively.
The length of time that a bit is ON or OFF can be controlled by combining the OUTPUT or OUTPUT NOT instruction with Timer instructions. Refer to Examples under 7-15-1 Timer - TIM for details.

## 6-3-5 The END Instruction

The last instruction required to complete a simple program is the END instruction. When the CPU Unit scans the program, it executes all instructions up to the first END instruction before returning to the beginning of the program and beginning execution again. Although an END instruction can be placed at any point in a program, which is sometimes done when debugging, no instructions past the first END instruction will be executed until it is removed. The number following the END instruction in the mnemonic code is its function code, which is used when inputted most instruction into the PC. These are described later. The END instruction requires no operands and no conditions can be placed on the same instruction line with it.


If there is no END instruction anywhere in the program, the program will not be executed at all.

Now you have all of the instructions required to write simple input-output programs. Before we finish with ladder diagram basic and go onto inputting the program into the PC, let's look at logic block instruction (AND LOAD and OR LOAD), which are sometimes necessary even with simple diagrams.

## 6-3-6 Logic Block Instructions

Logic block instructions do not correspond to specific conditions on the ladder diagram; rather, they describe relationships between logic blocks. The AND LOAD instruction logically ANDs the execution conditions produced by two logic blocks. The OR LOAD instruction logically ORs the execution conditions produced by two logic blocks.

## AND LOAD

Although simple in appearance, the diagram below requires an AND LOAD instruction.


| Address | Instruction | Operands |
| :---: | :---: | ---: |
| 00000 | LD | 00000 |
| 00001 | OR | 00001 |
| 00002 | LD | 00002 |
| 00003 | OR NOT | 00003 |
| 00004 | AND LD | --- |

The two logic blocks are indicated by dotted lines. Studying this example shows that an ON execution condition will be produced when: either of the conditions in the left logic block is ON (i.e., when either IR 00000 or IR 00001 is ON), and when either of the conditions in the right logic block is ON (i.e., when either IR 00002 is ON or IR 00003 is OFF).
The above ladder diagram cannot, however, be converted to mnemonic code using AND and OR instructions alone. If an AND between IR 00002 and the results of an OR between IR 00000 and IR 00001 is attempted, the OR NOT between IR 00002 and IR 00003 is lost and the OR NOT ends up being an OR NOT between just IR 00003 and the result of an AND between IR 00002 and the first OR. What we need is a way to do the OR (NOT)'s independently and then combine the results.

To do this, we can use the LOAD or LOAD NOT instruction in the middle of an instruction line. When LOAD or LOAD NOT is executed in this way, the current execution condition is saved in special buffers and the logic process is begun over. To combine the results of the current execution condition with that of a previous "unused" execution condition, an AND LOAD or an OR LOAD instruction is used. Here "LOAD" refers to loading the last unused execution condition. An unused execution condition is produced by using the LOAD or LOAD NOT instruction for any but the first condition on an instruction line.
Analyzing the above ladder diagram in terms of mnemonic instructions, the condition for IR 00000 is a LOAD instruction and the condition below it is an OR instruction between the status of IR 00000 and that of IR 00001. The condition at IR 00002 is another LOAD instruction and the condition below is an OR NOT instruction, i.e., an OR between the status of IR 00002 and the inverse of the status of IR 00003. To arrive at the execution condition for the instruction at the right, the logical AND of the execution conditions resulting from these two blocks would have to be taken. AND LOAD does this. The mnemonic code for the ladder diagram is shown below. The AND LOAD instruction requires no operands of its own, because it operates on previously determined execution conditions. Here too, dashes are used to indicate that no operands needs designated or input.

## OR LOAD

The following diagram requires an OR LOAD instruction between the top logic block and the bottom logic block. An ON execution condition would be produced for the instruction at the right either when IR 00000 is ON and IR 00001 is OFF or when IR 00002 and IR 00003 are both ON. The operation of and mnemonic code for the OR LOAD instruction is exactly the same as those for a AND LOAD instruction except that the current execution condition is ORed with the last unused execution condition.


| Address | Instruction | Operands |
| :---: | :---: | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | LD | 00002 |
| 00003 | AND | 00003 |
| 00004 | OR LD | --- |

Naturally, some diagrams will require both AND LOAD and OR LOAD instructions.

Logic Block Instructions in To code diagrams with logic block instructions in series, the diagram must be Series divided into logic blocks. Each block is coded using a LOAD instruction to code the first condition, and then AND LOAD or OR LOAD is used to logically combine the blocks. With both AND LOAD and OR LOAD there are two ways to achieve this. One is to code the logic block instruction after the first two blocks and then after each additional block. The other is to code all of the blocks to be combined, starting each block with LOAD or LOAD NOT, and then to code the logic block instructions which combine them. In this case, the instructions for the last pair of blocks should be combined first, and then each preceding block should be combined, working progressively back to the first block. Although either of these methods will produce exactly the same result, the second method, that of coding all logic block instructions together, can be used only if eight or fewer blocks are being combined, i.e., if seven or fewer logic block instructions are required.

The following diagram requires AND LOAD to be converted to mnemonic code because three pairs of parallel conditions lie in series. The two means of coding the programs are also shown.


| Address | Instruction | Operands |
| :--- | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | OR NOT | 00001 |
| 00002 | LD NOT | 00002 |
| 00003 | OR | 00003 |
| 00004 | AND LD | - |
| 00005 | LD | 00004 |
| 00006 | OR | 00005 |
| 00007 | AND LD | - |
| 00008 | OUT | 20000 |


| Address | Instruction | Operands |
| :--- | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | OR NOT | 00001 |
| 00002 | LD NOT | 00002 |
| 00003 | OR | 00003 |
| 00004 | LD | 00004 |
| 00005 | OR | 00005 |
| 00006 | AND LD | - |
| 00007 | AND LD | - |
| 00008 | OUT | 20000 |

Again, with the method on the right, a maximum of eight blocks can be combined. There is no limit to the number of blocks that can be combined with the first method.

The following diagram requires OR LOAD instructions to be converted to mnemonic code because three pairs of conditions in series lie in parallel to each other.


The first of each pair of conditions is converted to LOAD with the assigned bit operand and then ANDed with the other condition. The first two blocks can be coded first, followed by OR LOAD, the last block, and another OR LOAD, or the three blocks can be coded first followed by two OR LOADs. The mnemonic code for both methods is shown below.

| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | LD NOT | 00002 |
| 00003 | AND NOT | 00003 |
| 00004 | OR LD | - |
| 00005 | LD | 00004 |
| 00006 | AND | 00005 |
| 00007 | OR LD | - |
| 00008 | OUT | 20001 |


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | LD NOT | 00002 |
| 00003 | AND NOT | 00003 |
| 00004 | LD | 00004 |
| 00005 | AND | 00005 |
| 00006 | OR LD | - |
| 00007 | OR LD | - |
| 00008 | OUT | 20001 |

Again, with the method on the right, a maximum of eight blocks can be combined. There is no limit to the number of blocks that can be combined with the first method.

## Combining AND LOAD and OR LOAD

Both of the coding methods described above can also be used when using AND LOAD and OR LOAD, as long as the number of blocks being combined does not exceed eight.

The following diagram contains only two logic blocks as shown. It is not necessary to further separate block b components, because it can coded directly using only AND and OR.


| Address | Instruction | Operands |
| :--- | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | LD | 00002 |
| 00003 | AND | 00003 |
| 00004 | OR | 00201 |
| 00005 | OR | 00004 |
| 00006 | AND LD | - |
| 00007 | OUT | 20001 |

Although the following diagram is similar to the one above, block b in the diagram below cannot be coded without separating it into two blocks combined with OR LOAD. In this example, the three blocks have been coded first and then OR LOAD has been used to combine the last two blocks followed by AND LOAD to combine the execution condition produced by the OR LOAD with the execution condition of block a.

When coding the logic block instructions together at the end of the logic blocks they are combining, they must, as shown below, be coded in reverse order, i.e., the logic block instruction for the last two blocks is coded first, followed by the one to combine the execution condition resulting from the first logic block instruction and the execution condition of the logic block third from the end, and on back to the first logic block that is being combined.


## Complicated Diagrams

When determining what logic block instructions will be required to code a diagram, it is sometimes necessary to break the diagram into large blocks and then continue breaking the large blocks down until logic blocks that can be coded without logic block instructions have been formed. These blocks are then coded, combining the small blocks first, and then combining the larger blocks. Either AND LOAD or OR LOAD is used to combine the blocks, i.e., AND LOAD or OR LOAD always combines the last two execution conditions that existed, regardless of whether the execution conditions resulted from a single condition, from logic blocks, or from previous logic block instructions.
When working with complicated diagrams, blocks will ultimately be coded starting at the top left and moving down before moving across. This will generally mean that, when there might be a choice, OR LOAD will be coded before AND LOAD.

The following diagram must be broken down into two blocks and each of these then broken into two blocks before it can be coded. As shown below, blocks a and $b$ require an AND LOAD. Before AND LOAD can be used, however, OR LOAD must be used to combine the top and bottom blocks on both sides, i.e., to combine a1 and a2; b1 and b2.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | LD NOT | 00002 |
| 00003 | AND | 00003 |
| 00004 | OR LD | - |
| 00005 | LD | 00004 |
| 00006 | AND | 00005 |
| 00007 | LD | 00006 |
| 00008 | AND | 00007 |
| 00009 | OR LD | - |
| 00010 | AND LD | - |
| 00011 | OUT | 20003 |

Blocks a1 and a2

Blocks b1 and b2
Blocks a and b

The following type of diagram can be coded easily if each block is coded in order: first top to bottom and then left to right. In the following diagram, blocks $a$ and $b$ would be combined using AND LOAD as shown above, and then block c would be coded and a second AND LOAD would be used to combined it with the execution condition from the first AND LOAD. Then block d would be coded, a third AND LOAD would be used to combine the execution condition from block $d$ with the execution condition from the second AND LOAD, and so on through to block n .


The following diagram requires an OR LOAD followed by an AND LOAD to code the top of the three blocks, and then two more OR LOADs to complete the mnemonic code.


Although the program will execute as written, this diagram could be drawn as shown below to eliminate the need for the first OR LOAD and the AND LOAD, simplifying the program and saving memory space.


The following diagram requires five blocks, which here are coded in order before using OR LOAD and AND LOAD to combine them starting from the last two blocks and working backward. The OR LOAD at program address 00008 combines blocks d and e , the following AND LOAD combines the resulting execution condition with that of block c , etc.


Again, this diagram can be redrawn as follows to simplify program structure and coding and to save memory space.


The next and final example may at first appear very complicated but can be coded using only two logic block instructions. The diagram appears as follows:


The first logic block instruction is used to combine the execution conditions resulting from blocks a and b , and the second one is to combine the execution condition of block c with the execution condition resulting from the normally closed condition assigned IR 00003. The rest of the diagram can be coded with OR, AND, and AND NOT instructions. The logical flow for this and the resulting code are shown below.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND | 00001 |
| 00002 | LD | 01000 |
| 00003 | AND | 01001 |
| 00004 | OR LD | -- |
| 00005 | OR | 20000 |
| 00006 | AND | 00002 |
| 00007 | AND NOT | 00003 |
| 00008 | LD | 00004 |
| 00009 | AND | 00005 |
| 00010 | OR | 00006 |
| 00011 | AND LD | -- |
| 00012 | OUT | 20000 |

## 6-3-7 Coding Multiple Right-hand Instructions

If there is more than one right-hand instruction executed with the same execution condition, they are coded consecutively following the last condition on the instruction line. In the following example, the last instruction line contains one more condition that corresponds to an AND with IR 00004.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | OR | 00001 |
| 00002 | OR | 00002 |
| 00003 | OR | HR |
| 00004 | AND | 0000 |
| 00005 | OUT | HR |
| 00006 | OUT | 0001 |
| 00007 | AND | 20000 |
| 00008 | OUT | 00004 |

## 6-3-8 Branching Instruction Lines

When an instruction line branches into two or more lines, it is sometimes necessary to use either interlocks or TR bits to maintain the execution condition that existed at a branching point. This is because instruction lines are executed across to a right-hand instruction before returning to the branching point to execute instructions one a branch line. If a condition exists on any of the instruction lines after the branching point, the execution condition could change during this time making proper execution impossible. The following diagrams illustrate this. In both diagrams, instruction 1 is executed before returning to the branching point and moving on to the branch line leading to instruction 2.

Diagram A: Correct Operation

| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | Instruction 1 |  |
| 00002 | AND | 00002 |
| 00003 | Instruction 2 |  |



| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND | 00001 |
| 00002 | Instruction 1 |  |
| 00003 | AND | 00002 |
| 00004 | Instruction 2 |  |

If, as shown in diagram A, the execution condition that existed at the branching point cannot be changed before returning to the branch line (instructions at the far right do not change the execution condition), then the branch line will be executed correctly and no special programming measure is required.

If, as shown in diagram B, a condition exists between the branching point and the last instruction on the top instruction line, the execution condition at the branching point and the execution condition after completing the top instruction line will sometimes be different, making it impossible to ensure correct execution of the branch line.
There are two means of programming branching programs to preserve the execution condition. One is to use TR bits; the other, to use interlocks (IL(02)/IL(03)).

TR Bits


Diagram B: Corrected Using a TR bit

| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | OUT | TR |  |
| 00002 | AND | 0 |  |
| 00003 | Instruction 1 | 00001 |  |
| 00004 | LD | TR |  |
| 00005 | AND |  |  |
| 00006 | Instruction 2 | 0 |  |

In terms of actual instructions the above diagram would be as follows: The status of IR 00000 is loaded (a LOAD instruction) to establish the initial execution condition. This execution condition is then output using an OUTPUT instruction to TR 0 to store the execution condition at the branching point. The execution condition is then ANDed with the status of IR 00001 and instruction 1 is executed accordingly. The execution condition that was stored at the branching point is then re-loaded (a LOAD instruction with TR 0 as the operand), this is ANDed with the status of IR 00002, and instruction 2 is executed accordingly.

The following example shows an application using two TR bits.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | OUT | TR |  |
| 00002 | AND | 0 |  |
| 00003 | OUT | TR |  |
| 00004 | AND |  |  |
| 00005 | Instruction 1 |  |  |
| 00006 | LD | TR |  |
| 00007 | AND |  |  |
| 00008 | Instruction 2 |  |  |
| 00009 | LD | TR |  |
| 00010 | AND |  |  |
| 00011 | Instruction 3 |  |  |
| 00012 | LD | TR |  |
| 00013 | AND NOT |  |  |
| 00014 | Instruction 4 |  |  |

In this example, TR 0 and TR 1 are used to store the execution conditions at the branching points. After executing instruction 1, the execution condition stored in TR 1 is loaded for an AND with the status IR 00003. The execution condition stored in TR 0 is loaded twice, the first time for an AND with the status of IR 00004 and the second time for an AND with the inverse of the status of IR 00005.

TR bits can be used as many times as required as long as the same TR bit is not used more than once in the same instruction block. Here, a new instruction block is begun each time execution returns to the bus bar. If, in a single instruction block, it is necessary to have more than eight branching points that require the execution condition be saved, interlocks (which are described next) must be used.

When drawing a ladder diagram, be careful not to use TR bits unless necessary. Often the number of instructions required for a program can be reduced and ease of understanding a program increased by redrawing a diagram that would otherwise required TR bits. In both of the following pairs of diagrams, the bottom versions require fewer instructions and do not require TR bits. In the first example, this is achieved by reorganizing the parts of the instruction block: the bottom one, by separating the second OUTPUT instruction and using another LOAD instruction to create the proper execution condition for it.

Note Although simplifying programs is always a concern, the order of execution of instructions is sometimes important. For example, a MOVE instruction may be required before the execution of a BINARY ADD instruction to place the proper data in the required operand word. Be sure that you have considered execution order before reorganizing a program to simplify it.


Note TR bits are must be input by the user only when programming using mnemonic code. They are not necessary when inputting ladder diagrams directly because they are processed for you automatically. The above limitations on the number of branching points requiring TR bits, and considerations on methods to reduce the number of programming instructions, still hold.

## Interlocks

The problem of storing execution conditions at branching points can also be handled by using the INTERLOCK (IL(02)) and INTERLOCK CLEAR (ILC(03)) instructions to eliminate the branching point completely while allowing a specific execution condition to control a group of instructions. The INTERLOCK and INTERLOCK CLEAR instructions are always used together.

When an INTERLOCK instruction is placed before a section of a ladder program, the execution condition for the INTERLOCK instruction will control the execution of all instruction up to the next INTERLOCK CLEAR instruction. If the execution condition for the INTERLOCK instruction is OFF, all right-hand instructions through the next INTERLOCK CLEAR instruction will be executed with OFF execution conditions to reset the entire section of the ladder diagram. The effect that this has on particular instructions is described in 7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and ILC(03).

Diagram B can also be corrected with an interlock. Here, the conditions leading up to the branching point are placed on an instruction line for the INTERLOCK instruction, all of lines leading from the branching point are written as separate instruction lines, and another instruction line is added for the INTERLOCK CLEAR instruction. No conditions are allowed on the instruction line for INTERLOCK CLEAR. Note that neither INTERLOCK nor INTERLOCK CLEAR requires an operand.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | IL(02) | --- |
| 00002 | LD | 00001 |
| 00003 | Instruction 1 |  |
| 00004 | LD | 00002 |
| 00005 | Instruction 2 |  |
| 00006 | ILC(03) | --- |

If IR 00000 is ON in the revised version of diagram B, above, the status of IR 00001 and that of IR 00002 would determine the execution conditions for instructions 1 and 2 , respectively. Because IR 00000 is ON, this would produce the same results as ANDing the status of each of these bits. If IR 00000 is OFF, the INTERLOCK instruction would produce an OFF execution condition for instructions 1 and 2 and then execution would continue with the instruction line following the INTERLOCK CLEAR instruction.

As shown in the following diagram, more than one INTERLOCK instruction can be used within one instruction block; each is effective through the next INTERLOCK CLEAR instruction.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | IL(02) | --- |
| 00002 | LD | 00001 |
| 00003 | Instruction 1 |  |
| 00004 | LD | 00002 |
| 00005 | IL(02) | --- |
| 00006 | LD | 00003 |
| 00007 | AND NOT | 00004 |
| 00008 | Instruction 2 |  |
| 00009 | LD | 00005 |
| 00010 | Instruction 3 |  |
| 00011 | LD | 00006 |
| 00012 | Instruction 4 |  |
| 00013 | ILC(03) | --- |

If IR 00000 in the above diagram is OFF (i.e., if the execution condition for the first INTERLOCK instruction is OFF), instructions 1 through 4 would be executed with OFF execution conditions and execution would move to the instruction following the INTERLOCK CLEAR instruction. If IR 00000 is ON, the status of IR 00001 would be loaded as the execution condition for instruction 1 and then the status of IR 00002 would be loaded to form the execution condition for the second INTERLOCK instruction. If IR 00002 is OFF, instructions 2 through 4 will be executed with OFF execution conditions. If IR 00002 is ON, IR 00003 , IR 00005 , and IR 00006 will determine the first execution condition in new instruction lines.

## 6-3-9 Jumps

A specific section of a program can be skipped according to a designated execution condition. Although this is similar to what happens when the execution condition for an INTERLOCK instruction is OFF, with jumps, the operands for all instructions maintain status. Jumps can therefore be used to control devices that require a sustained output, e.g., pneumatics and hydraulics, whereas interlocks can be used to control devices that do not required a sustained output, e.g., electronic instruments.

Jumps are created using the JUMP (JMP(04)) and JUMP END (JME(05)) instructions. If the execution condition for a JUMP instruction is ON, the program is executed normally as if the jump did not exist. If the execution condition for the JUMP instruction is OFF, program execution moves immediately to a JUMP END instruction without changing the status of anything between the JUMP and JUMP END instruction.

All JUMP and JUMP END instructions are assigned jump numbers ranging between 00 and 99 . There are two types of jumps. The jump number used determines the type of jump.

A jump can be defined using jump numbers 01 through 99 only once, i.e., each of these numbers can be used once in a JUMP instruction and once in a JUMP END instruction. When a JUMP instruction assigned one of these numbers is executed, execution moves immediately to the JUMP END instruction that has the same number as if all of the instruction between them did not exist. Diagram B from the TR bit and interlock example could be redrawn as shown below using a jump. Although 01 has been used as the jump number, any number between 01 and 99 could be used as long as it has not already been used in a different part of the program. JUMP and JUMP END require no other operand and JUMP END never has conditions on the instruction line leading to it.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | $\mathrm{JMP}(04)$ | 01 |
| 00002 | LD | 00001 |
| 00003 | Instruction 1 |  |
| 00004 | LD | 00002 |
| 00005 | Instruction 2 |  |
| 00006 | JME(05) | 01 |

This version of diagram B would have a shorter execution time when IR 00000 was OFF than any of the other versions.

The other type of jump is created with a jump number of 00 . As many jumps as desired can be created using jump number 00 and JUMP instructions using 00 can be used consecutively without a JUMP END using 00 between them. It is even possible for all JUMP 00 instructions to move program execution to the same JUMP END 00, i.e., only one JUMP END 00 instruction is required for all JUMP 00 instruction in the program. When 00 is used as the jump number for a JUMP instruction, program execution moves to the instruction following the next JUMP END instruction with a jump number of 00. Although, as in all jumps, no status is changed and no instructions are executed between the JUMP 00 and JUMP END 00 instructions, the program must search for the next JUMP END 00 instruction, producing a slightly longer execution time.

Execution of programs containing multiple JUMP 00 instructions for one JUMP END 00 instruction is similar to that of interlocked sections. The following diagram is the same as that used for the interlock example above, except redrawn with jumps. The execution of this diagram would differ from that of the diagram described above (e.g., in the previous diagram interlocks would reset certain parts of the interlocked section, however, jumps do not affect the status of any bit between the JUMP and JUMP END instructions).


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | JMP(04) | 00 |
| 00002 | LD | 00001 |
| 00003 | Instruction 1 |  |
| 00004 | LD | 00002 |
| 00005 | JMP(04) | 00 |
| 00006 | LD | 00003 |
| 00007 | AND NOT | 00004 |
| 00008 | Instruction 2 |  |
| 00009 | LD | 00005 |
| 00010 | Instruction 3 |  |
| 00011 | LD | 00006 |
| 00012 | Instruction 4 |  |
| 00013 | JME(05) | 00 |

## 6-4 Controlling Bit Status

There are seven basic instructions that can be used generally to control individual bit status. These are the OUTPUT, OUTPUT NOT, SET, RESET, DIFFERENTIATE UP, DIFFERENTIATE DOWN, and KEEP instructions. All of these instructions appear as the last instruction in an instruction line and take a bit address for an operand. Although details are provided in 7-8 Bit Control Instructions, these instructions (except for OUTPUT and OUTPUT NOT, which have already been introduced) are described here because of their importance in most programs. Although these instructions are used to turn ON and OFF output bits in the IR area (i.e., to send or stop output signals to external devices), they are also used to control the status of other bits in the IR area or in other data areas.

## 6-4-1 SET and RESET

The SET and RESET instructions are very similar to the OUTPUT and OUTPUT NOT instructions except that they only change the status of their operand bits for ON execution conditions. Neither instructions will affect the status of its operand bit when the execution condition is OFF.

SET will turn ON the operand bit when the execution condition goes ON, but unlike the OUTPUT instruction, SET will not turn OFF the operand bit when the execution condition goes OFF. RESET will turn OFF the operand bit when the execution condition goes OFF, but unlike OUTPUT NOT, RESET will not turn ON the operand bit when the execution condition goes OFF.

In the following example, IR 20000 will be turned ON when IR 00100 goes ON and will remain ON until IR 00101 goes ON, regardless of the status of IR 00100. When IR 00101 goes ON, RESET will turn IR 20000 OFF.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00100 |
| 00001 | SET | 20000 |
| 00002 | LD | 00101 |
| 00003 | RSET | 20000 |

Note SET and RSET do not have function codes. To input them from the Programming Console, press the FUN and SET Keys or FUN and RSET Keys followed by the bit address.

## 6-4-2 DIFFERENTIATE UP and DIFFERENTIATE DOWN

DIFFERENTIATE UP and DIFFERENTIATE DOWN instructions are used to turn the operand bit ON for one cycle at a time. The DIFFERENTIATE UP instruction turns ON the operand bit for one cycle after the execution condition for it goes from OFF to ON; the DIFFERENTIATE DOWN instruction turns ON the operand bit for one cycle after the execution condition for it goes from ON to OFF. Both of these instructions require only one line of mnemonic code.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | DIFU(13) | 20001 |


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00001 |
| 00001 | DIFD(14) | 20002 |

Here, IR 20001 will be turned ON for one cycle after IR 00000 goes ON. The next time DIFU(13) 20001 is executed, IR 20001 will be turned OFF, regardless of the status of IR 00000 . With the DIFFERENTIATE DOWN instruction, IR 20002 will be turned ON for one cycle after IR 00001 goes OFF (IR 20002 will be kept OFF until then), and will be turned OFF the next time DIFD(14) 20002 is executed.

## 6-4-3 KEEP

The KEEP instruction is used to maintain the status of the operand bit based on two execution conditions. To do this, the KEEP instruction is connected to two instruction lines. When the execution condition at the end of the first instruction line is ON, the operand bit of the KEEP instruction is turned ON. When the execution condition at the end of the second instruction line is ON, the operand bit of the KEEP instruction is turned OFF. The operand bit for the KEEP instruction will maintain its ON or OFF status even if it is located in an interlocked section of the diagram.

In the following example, HR 0000 will be turned ON when IR 00002 is ON and IR 00003 is OFF. HR 0000 will then remain ON until either IR 00004 or IR 00005 turns ON. With KEEP, as with all instructions requiring more than one instruction line, the instruction lines are coded first before the instruction that they control.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00002 |
| 00001 | AND NOT | 00003 |
| 00002 | LD | 00004 |
| 00003 | OR | 00005 |
| 00004 | KEEP(11) | HR |

## 6-4-4 Self-maintaining Bits (Seal)

Although the KEEP instruction can be used to create self-maintaining bits, it is sometimes necessary to create self-maintaining bits in another way so that they can be turned OFF when in an interlocked section of a program.

To create a self-maintaining bit, the operand bit of an OUTPUT instruction is used as a condition for the same OUTPUT instruction in an OR setup so that the operand bit of the OUTPUT instruction will remain ON or OFF until changes occur in other bits. At least one other condition is used just before the OUTPUT instruction to function as a reset. Without this reset, there would be no way to control the operand bit of the OUTPUT instruction.
The above diagram for the KEEP instruction can be rewritten as shown below. The only difference in these diagrams would be their operation in an interlocked program section when the execution condition for the INTERLOCK instruction was ON. Here, just as in the same diagram using the KEEP instruction, two reset bits are used, i.e., HR 0000 can be turned OFF by turning ON either IR 00004 or IR 00005.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD |  |
| 00001 | AND NOT | 00002 |
| 00002 | OR | HR |
| 00003 | AND NOT |  |
| 00004 | OR NOT |  |
| 00005 | AND LD |  |
| 00006 | OUT | HR |

## 6-5 Work Bits (Internal Relays)

In programming, combining conditions to directly produce execution conditions is often extremely difficult. These difficulties are easily overcome, however, by using certain bits to trigger other instructions indirectly. Such programming is achieved by using work bits. Sometimes entire words are required for these purposes. These words are referred to as work words.
Work bits are not transferred to or from the PC. They are bits selected by the programmer to facilitate programming as described above. I/O bits and other dedicated bits cannot be used as works bits. All bits in the IR area that are not allocated as I/O bits, and certain unused bits in the AR area, are available for use as work bits. Be careful to keep an accurate record of how and where you use work bits. This helps in program planning and writing, and also aids in debugging operations.

## Work Bit Applications

## Reducing Complex Conditions

Examples given later in this subsection show two of the most common ways to employ work bits. These should act as a guide to the almost limitless number of ways in which the work bits can be used. Whenever difficulties arise in programming a control action, consideration should be given to work bits and how they might be used to simplify programming.

Work bits are often used with the OUTPUT, OUTPUT NOT, DIFFERENTIATE UP, DIFFERENTIATE DOWN, and KEEP instructions. The work bit is used first as the operand for one of these instructions so that later it can be used as a condition that will determine how other instructions will be executed. Work bits can also be used with other instructions, e.g., with the SHIFT REGISTER instruction (SFT(10)). An example of the use of work words and bits with the SHIFT REGISTER instruction is provided in 7-16-1 SHIFT REGISTER SFT(10).

Although they are not always specifically referred to as work bits, many of the bits used in the examples in Section 7 Instruction Set use work bits. Understanding the use of these bits is essential to effective programming.

Work bits can be used to simplify programming when a certain combination of conditions is repeatedly used in combination with other conditions. In the following example, IR 00000, IR 00001, IR 00002, and IR 00003 are combined in a logic block that stores the resulting execution condition as the status of IR 21600. IR 21600 is then combined with various other conditions to determine output conditions for IR 20000, IR 20001, and IR 20002, i.e., to turn the outputs allocated to these bits ON or OFF.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | AND NOT | 00001 |
| 00002 | OR | 00002 |
| 00003 | OR NOT | 00003 |
| 00004 | OUT | 21600 |
| 00005 | LD | 21600 |
| 00006 | AND | 00004 |
| 00007 | AND NOT | 00005 |
| 00008 | OUT | 20000 |
| 00009 | LD | 21600 |
| 00010 | OR NOT | 00004 |
| 00011 | AND | 00005 |
| 00012 | OUT | 20001 |
| 00013 | LD NOT | 21600 |
| 00014 | OR | 00006 |
| 00015 | OR | 00007 |
| 00016 | OUT | 20002 |

## Differentiated Conditions

Work bits can also be used if differential treatment is necessary for some, but not all, of the conditions required for execution of an instruction. In this example, IR 20000 must be left ON continuously as long as IR 001001 is ON and both IR 00002 and IR 00003 are OFF, or as long as IR 00004 is ON and IR 00005 is OFF. It must be turned ON for only one cycle each time IR 00000 turns ON (unless one of the preceding conditions is keeping it ON continuously).

This action is easily programmed by using IR 22500 as a work bit as the operand of the DIFFERENTIATE UP instruction (DIFU(13)). When IR 00000 turns ON, IR 22500 will be turned ON for one cycle and then be turned OFF the next cycle by DIFU(13). Assuming the other conditions controlling IR 20000 are not keeping it ON, the work bit IR 22500 will turn IR 20000 ON for one cycle only.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | DIFU(13) | 22500 |
| 00002 | LD | 22500 |
| 00003 | LD | 00001 |
| 00004 | AND NOT | 00002 |
| 00005 | AND NOT | 00003 |
| 00006 | OR LD | --- |
| 00007 | LD | 00004 |
| 00008 | AND NOT | 00005 |
| 00009 | OR LD | --- |
| 00010 | OUT | 20000 |

## 6-6 Programming Precautions

The number of conditions that can be used in series or parallel is unlimited as long as the memory capacity of the PC is not exceeded. Therefore, use as many conditions as required to draw a clear diagram. Although very complicated diagrams can be drawn with instruction lines, there must not be any conditions on lines running vertically between two other instruction lines. Diagram A shown below, for example, is not possible, and should be drawn as diagram $B$. Mnemonic code is provided for diagram B only; coding diagram A would be impossible.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00001 |
| 00001 | AND | 00004 |
| 00002 | OR | 00000 |
| 00003 | AND | 00002 |
| 00004 | Instruction 1 |  |
| 00005 | LD | 00000 |
| 00006 | AND | 00004 |
| 00007 | OR | 00001 |
| 00008 | AND NOT | 00003 |
| 00009 | Instruction 2 |  |

The number of times any particular bit can be assigned to conditions is not limited, so use them as many times as required to simplify your program. Often, complicated programs are the result of attempts to reduce the number of times a bit is used.

Except for instructions for which conditions are not allowed (e.g., INTERLOCK CLEAR and JUMP END, see below), every instruction line must also have at least one condition on it to determine the execution condition for the instruction at the right. Again, diagram A, below, must be drawn as diagram B. If an instruction must be continuously executed (e.g., if an output must always be kept ON while the program is being executed), the Always ON Flag (SR 25313) in the SR area can be used.

## Diagram A: Not Programmable for Most Instructions



There are a few exceptions to this rule, including the INTERLOCK CLEAR, JUMP END, and step instructions. Each of these instructions is used as the second of a pair of instructions and is controlled by the execution condition of the first of the pair. Conditions should not be placed on the instruction lines leading to these instructions. Refer to Section 7 Instruction Set for details.

When drawing ladder diagrams, it is important to keep in mind the number of instructions that will be required to input it. In diagram A, below, an OR LOAD instruction will be required to combine the top and bottom instruction lines. This can be avoided by redrawing as shown in diagram $B$ so that no AND LOAD or OR LOAD instructions are required. Refer to 7-7-2 AND LOAD and OR LOAD for more details.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | LD | 00001 |
| 00002 | AND | 20007 |
| 00003 | OR LD | --- |
| 00004 | OUT | 20007 |

## Diagram A



| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00001 |
| 00001 | AND | 20007 |
| 00002 | OR | 00000 |
| 00003 | OUT | 20007 |

Diagram B

## 6-7 Program Execution

When program execution is started, the CPU Unit scans the program from top to bottom, checking all conditions and executing all instructions accordingly as it moves down the bus bar. It is important that instructions be placed in the proper order so that, for example, the desired data is moved to a word before that word is used as the operand for an instruction. Remember that an instruction line is completed to the terminal instruction at the right before executing an instruction lines branching from the first instruction line to other terminal instructions at the right.
Program execution is only one of the tasks carried out by the CPU Unit as part of the cycle time. Refer to Section 8 PC Operations and Processing Time for details.

## SECTION 7 <br> Instruction Set

The CPM1, CPM1A, CPM2A, CPM2C (including the CPM2C-S), and SRM1(-V2) PCs have large programming instruction sets that allow for easy programming of complicated control processes. This section explains instructions individually and provides the ladder diagram symbol, data areas, and flags used with each.
The many instructions provided by these PCs are organized in the following subsections by instruction group. These groups include Ladder Diagram Instructions, instructions with fixed function codes, and set instructions.
Some instructions, such as Timer and Counter instructions, are used to control execution of other instructions, e.g., a TIM Completion Flag might be used to turn ON a bit when the time period set for the timer has expired. Although these other instructions are often used to control output bits through the Output instruction, they can be used to control execution of other instructions as well. The Output instructions used in examples in this manual can therefore generally be replaced by other instructions to modify the program for specific applications other than controlling output bits directly.
7-1 Notation ..... 364
7-2 Instruction Format ..... 364
7-3 Data Areas, Definer Values, and Flags ..... 364
7-4 Differentiated Instructions ..... 366
7-5 Coding Right-hand Instructions ..... 367
7-6 Instruction Tables ..... 370
7-6-1 CPM1/CPM1A Function Codes ..... 370
7-6-2 CPM2A/CPM2C Function Codes ..... 371
7-6-3 SRM1(-V2) Function Codes ..... 372
7-6-4 Alphabetic List by Mnemonic ..... 373
7-7 Ladder Diagram Instructions ..... 376
7-7-1 LOAD, LOAD NOT, AND, AND NOT, OR, and OR NOT ..... 376
7-7-2 AND LOAD and OR LOAD ..... 377
7-8 Bit Control Instructions ..... 377
7-8-1 OUTPUT and OUTPUT NOT - OUT and OUT NOT ..... 377
7-8-2 SET and RESET - SET and RSET ..... 378
7-8-3 KEEP - KEEP(11) ..... 379
7-8-4 DIFFERENTIATE UP and DOWN - DIFU(13) and DIFD(14) ..... 380
7-9 NO OPERATION - NOP(00) ..... 381
7-10 END - END(01) ..... 381
7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and ILC(03) ..... 381
7-12 JUMP and JUMP END - JMP(04) and JME(05) ..... 383
7-13 User Error Instructions: FAILURE ALARM AND RESET - FAL(06) and SEVERE FAILURE ALARM - FALS(07) ..... 385
7-14 Step Instructions:
STEP DEFINE and STEP START-STEP(08)/SNXT(09) ..... 385
7-15 Timer and Counter Instructions ..... 388
7-15-1 TIMER - TIM ..... 389
7-15-2 HIGH-SPEED TIMER - TIMH(15) ..... 390
7-15-3 VERY HIGH-SPEED TIMER: TMHH ( - ) ..... 391
7-15-4 LONG TIMER: TIML(—) ..... 392
7-15-5 COUNTER - CNT ..... 394
7-15-6 REVERSIBLE COUNTER - CNTR(12) ..... 395
7-15-7 REGISTER COMPARISON TABLE - CTBL(63) ..... 396
7-15-8 MODE CONTROL - INI(61) ..... 399
7-15-9 HIGH-SPEED COUNTER PV READ - PRV(62) ..... 401
7-16 Shift Instructions ..... 404
7-16-1 SHIFT REGISTER - SFT(10) ..... 404
7-16-2 WORD SHIFT - WSFT(16) ..... 405
7-16-3 ARITHMETIC SHIFT LEFT - ASL(25) ..... 405
7-16-4 ARITHMETIC SHIFT RIGHT - ASR(26) ..... 406
7-16-5 ROTATE LEFT - ROL(27) ..... 406
7-16-6 ROTATE RIGHT - ROR(28) ..... 407
7-16-7 ONE DIGIT SHIFT LEFT - SLD(74) ..... 408
7-16-8 ONE DIGIT SHIFT RIGHT - SRD(75) ..... 408
7-16-9 REVERSIBLE SHIFT REGISTER - SFTR(84) ..... 409
7-16-10 ASYNCHRONOUS SHIFT REGISTER - ASFT(17) ..... 410
7-17 Data Movement Instructions ..... 411
7-17-1 MOVE - MOV(21) ..... 411
7-17-2 MOVE NOT - MVN(22) ..... 412
7-17-3 BLOCK TRANSFER - XFER(70) ..... 413
7-17-4 BLOCK SET - BSET(71) ..... 414
7-17-5 DATA EXCHANGE - XCHG(73) ..... 415
7-17-6 SINGLE WORD DISTRIBUTE - DIST(80) ..... 415
7-17-7 DATA COLLECT - COLL(81) ..... 417
7-17-8 MOVE BIT - MOVB(82) ..... 419
7-17-9 MOVE DIGIT - MOVD(83) ..... 420
7-18 Data Control Instructions ..... 421
7-18-1 SCALING - SCL(66) ..... 421
7-18-2 SIGNED BINARY TO BCD SCALING - SCL2(-) ..... 423
7-18-3 BCD TO SIGNED BINARY SCALING - SCL3(-) ..... 424
7-18-4 PID CONTROL - PID(-) ..... 426
7-19 Comparison Instructions ..... 432
7-19-1 COMPARE - CMP(20) ..... 432
7-19-2 TABLE COMPARE - TCMP(85) ..... 433
7-19-3 BLOCK COMPARE - BCMP(68) ..... 434
7-19-4 DOUBLE COMPARE - CMPL(60) ..... 436
7-19-5 AREA RANGE COMPARE - ZCP(-) ..... 437
7-19-6 DOUBLE AREA RANGE COMPARE - ZCPL(-) ..... 438
7-20 Conversion Instructions ..... 439
7-20-1 BCD-TO-BINARY - BIN(23) ..... 439
7-20-2 BINARY-TO-BCD - BCD(24) ..... 440
7-20-3 DOUBLE BCD-TO-DOUBLE BINARY - BINL(58) ..... 440
7-20-4 DOUBLE BINARY-TO-DOUBLE BCD - BCDL(59) ..... 441
7-20-5 4-TO-16 DECODER - MLPX(76) ..... 442
7-20-6 16-TO-4 ENCODER - DMPX(77) ..... 444
7-20-7 7-SEGMENT DECODER - SDEC(78) ..... 446
7-20-8 ASCII CONVERT - ASC(86) ..... 449
7-20-9 ASCII-TO-HEXADECIMAL - HEX(-) ..... 451
7-20-10 HOURS-TO-SECONDS - SEC(-) ..... 453
7-20-11 SECONDS-TO-HOURS - HMS(-) ..... 454
7-20-12 2'S COMPLEMENT - NEG(-) ..... 455
7-21 BCD Calculation Instructions ..... 457
7-21-1 SET CARRY - STC(40) ..... 457
7-21-2 CLEAR CARRY - CLC(41) ..... 457
7-21-3 BCD ADD - ADD(30) ..... 457
7-21-4 BCD SUBTRACT - SUB(31) ..... 458
7-21-5 BCD MULTIPLY - MUL(32) ..... 460
7-21-6 BCD DIVIDE - DIV(33) ..... 461
7-21-7 DOUBLE BCD ADD - ADDL(54) ..... 462
7-21-8 DOUBLE BCD SUBTRACT - SUBL(55) ..... 464
7-21-9 DOUBLE BCD MULTIPLY - MULL(56) ..... 466
7-21-10 DOUBLE BCD DIVIDE - DIVL(57) ..... 466
7-22 Binary Calculation Instructions ..... 467
7-22-1 BINARY ADD - ADB(50) ..... 467
7-22-2 BINARY SUBTRACT - SBB(51) ..... 468
7-22-3 BINARY MULTIPLY - MLB(52) ..... 470
7-22-4 BINARY DIVIDE - DVB(53) ..... 470
7-23 Special Math Instructions ..... 471
7-23-1 DATA SEARCH - SRCH(-) ..... 471
7-23-2 FIND MAXIMUM - MAX(-) ..... 472
7-23-3 FIND MINIMUM - MIN(一) ..... 474
7-23-4 AVERAGE VALUE - AVG(-) ..... 476
7-23-5 SUM - SUM(—) ..... 478
7-24 Logic Instructions ..... 479
7-24-1 COMPLEMENT - COM(29) ..... 479
7-24-2 LOGICAL AND - ANDW(34) ..... 480
7-24-3 LOGICAL OR - ORW(35) ..... 481
7-24-4 EXCLUSIVE OR - XORW(36) ..... 481
7-24-5 EXCLUSIVE NOR - XNRW(37) ..... 482
7-25 Increment/Decrement Instructions ..... 483
7-25-1 BCD INCREMENT - INC(38) ..... 483
7-25-2 BCD DECREMENT - DEC(39) ..... 483
7-26 Subroutine Instructions ..... 484
7-26-1 SUBROUTINE ENTER - SBS(91) ..... 484
7-26-2 SUBROUTINE DEFINE and RETURN - SBN(92)/RET(93) ..... 486
7-26-3 MACRO - MCRO(99) ..... 486
7-27 Pulse Output Instructions ..... 487
7-27-1 SET PULSES - PULS(65) ..... 487
7-27-2 SPEED OUTPUT- SPED(64) ..... 489
7-27-3 ACCELERATION CONTROL - ACC(一) ..... 491
7-27-4 PULSE WITH VARIABLE DUTY RATIO - PWM(-) ..... 494
7-27-5 SYNCHRONIZED PULSE CONTROL - SYNC(—) ..... 496
7-28 Special Instructions ..... 497
7-28-1 MESSAGE DISPLAY - MSG(46) ..... 497
7-28-2 I/O REFRESH - IORF(97) ..... 498
7-28-3 BIT COUNTER - BCNT(67) ..... 499
7-28-4 FRAME CHECKSUM - FCS(—) ..... 500
7-29 Interrupt Control Instructions ..... 501
7-29-1 INTERRUPT CONTROL - INT(89) ..... 501
7-29-2 INTERVAL TIMER - STIM(69) ..... 504
7-30 Communications Instructions ..... 505
7-30-1 RECEIVE - RXD (47) ..... 505
7-30-2 TRANSMIT - TXD(48) ..... 507
7-30-3 CHANGE RS-232C SETUP - STUP(-) ..... 509

## 7-1 Notation

In the remainder of this manual, all instructions will be referred to by their mnemonics. For example, the OUTPUT instruction will be called OUT; the AND LOAD instruction, AND LD. If you're not sure of the instruction a mnemonic is used for, refer to Appendix A Programming Instructions.
If an instruction is assigned a function code, it will be given in parentheses after the mnemonic. These function codes, which are 2-digit decimal numbers, are used to input most instructions into the CPU Unit. A table of instructions listed in order of function codes is also provided in Appendix A Programming Instructions. Lists of instructions are also provided in 7-6 Instruction Tables.
An @ before a mnemonic indicates the differentiated version of that instruction. Differentiated instructions are explained in 7-4 Differentiated Instructions.

## 7-2 Instruction Format

Most instructions have at least one or more operands associated with them. Operands indicate or provide the data on which an instruction is to be performed. These are sometimes input as the actual numeric values (i.e., as constants), but are usually the addresses of data area words or bits that contain the data to be used. A bit whose address is designated as an operand is called an operand bit; a word whose address is designated as an operand is called an operand word. In some instructions, the word address designated in an instruction indicates the first of multiple words containing the desired data.
Each instruction requires one or more words in Program Memory. The first word is the instruction word, which specifies the instruction and contains any definers (described below) or operand bits required by the instruction. Other operands required by the instruction are contained in following words, one operand per word. Some instructions require up to four words.
A definer is an operand associated with an instruction and contained in the same word as the instruction itself. These operands define the instruction rather than telling what data it is to use. Examples of definers are TC numbers, which are used in timer and counter instructions to create timers and counters, as well as jump numbers (which define which Jump instruction is paired with which Jump End instruction). Bit operands are also contained in the same word as the instruction itself, although these are not considered definers.

## 7-3 Data Areas, Definer Values, and Flags

In this section, each instruction description includes its ladder diagram symbol, the data areas that can be used by its operands, and the values that can be used as definers. Details for the data areas are also specified by the operand names and the type of data required for each operand (i.e., word or bit and, for words, hexadecimal or BCD).
Not all addresses in the specified data areas are necessarily allowed for an operand, e.g., if an operand requires two words, the last word in a data area cannot be designated as the first word of the operand because all words for a single operand must be within the same data area. Other specific limitations are given in a Limitations subsection. Refer to Section 5 Memory Areas for addressing conventions and the addresses of flags and control bits.

The IR and SR areas are considered as separate data areas. If an operand has access to one area, it doesn't necessarily mean that the same operand will have access to the other area. The border between the IR and SR areas can, however, be crossed for a single operand, i.e., the last bit in the IR area may be specified for an operand that requires more than one word as long as the SR area is also allowed for that operand.

The Flags subsection lists flags that are affected by execution of an instruction. These flags include the following SR area flags.

| Abbreviation | Name | Bit |
| :--- | :--- | :--- |
| ER | Instruction Execution Error Flag | 25503 |
| CY | Carry Flag | 25504 |
| GR | Greater Than Flag | 25505 |
| EQ | Equals Flag | 25506 |
| LE | Less Than Flag | 25507 |

ER is the flag most commonly used for monitoring an instruction's execution. When ER goes ON, it indicates that an error has occurred in attempting to execute the current instruction. The Flags subsection of each instruction lists possible reasons for ER being ON. ER will turn ON if operands are not entered correctly. Instructions are not executed when ER is ON. A table of instructions and the flags they affect is provided in Appendix B Error and Arithmetic Flag Operation.

When the DM area is specified for an operand, an indirect address can be used. Indirect DM addressing is specified by placing an asterisk before the DM: *DM.

When an indirect DM address is specified, the designated DM word will contain the address of the DM word that contains the data that will be used as the operand of the instruction. If, for example, *DM 0001 was designated as the first operand and LR 00 as the second operand of MOV(21), the contents of DM 0001 was 1111, and DM 1111 contained 5555, the value 5555 would be moved to LR 00 .


## Designating Constants

Although data area addresses are most often given as operands, many operands and all definers are input as constants. The available value range for a given definer or operand depends on the particular instruction that uses it. Constants must also be entered in the form required by the instruction, i.e., in $B C D$ or in hexadecimal.

## 7-4 Differentiated Instructions

Most instructions are provided in both differentiated and non-differentiated forms. Differentiated instructions are distinguished by an @ in front of the instruction mnemonic.

A non-differentiated instruction is executed each time it is scanned as long as its execution condition is ON. A differentiated instruction is executed only once after its execution condition goes from OFF to ON. If the execution condition has not changed or has changed from ON to OFF since the last time the instruction was scanned, the instruction will not be executed. The following two examples show how this works with $\operatorname{MOV}(21)$ and @MOV(21), which are used to move the data in the address designated by the first operand to the address designated by the second operand.


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD | 00000 |  |
| 00001 | MOV(21) |  |  |
|  |  | HR | 10 |
|  |  | DM | 0000 |



| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD | 00000 |  |
| 00001 | $@ M O V(21)$ |  |  |
|  |  | HR | 10 |
|  |  | DM | 0000 |

In diagram A, the non-differentiated MOV(21) will move the content of HR 10 to DM 0000 whenever it is scanned with 00000 . If the cycle time is 80 ms and 00000 remains ON for 2.0 seconds, this move operation will be performed 25 times and only the last value moved to DM 0000 will be preserved there.

In diagram B, the differentiated @MOV(21) will move the content of HR 10 to DM 0000 only once after 00000 goes ON. Even if 00000 remains ON for 2.0 seconds with the same 80 ms cycle time, the move operation will be executed only once during the first cycle in which 00000 has changed from OFF to ON. Because the content of HR 10 could very well change during the 2 seconds while 00000 is ON, the final content of DM 0000 after the 2 seconds could be different depending on whether MOV(21) or @MOV(21) was used.
All operands, ladder diagram symbols, and other specifications for instructions are the same regardless of whether the differentiated or non-differentiated form of an instruction is used. When inputting, the same function codes are also used, but NOT is input after the function code to designate the differentiated form of an instruction. Most, but not all, instructions have differentiated forms.
Refer to 7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and IL(03) for the effects of interlocks on differentiated instructions.
The CPM2A/CPM2C also provides differentiation instructions: DIFU(13) and DIFD(14). $\operatorname{DIFU}(13)$ operates the same as a differentiated instruction, but is used to turn ON a bit for one cycle. DIFD(14) also turns ON a bit for one cycle, but does it when the execution condition has changed from ON to OFF. Refer to 7-8-4 DIFFERENTIATE UP and DOWN - DIFU(13) and DIFD(14) for details.

## 7-5 Coding Right-hand Instructions

Writing mnemonic code for ladder instructions is described in Section 6 Ladderdiagram Programming. Converting the information in the ladder diagram symbol for all other instructions follows the same pattern, as described below, and is not specified for each instruction individually.
The first word of any instruction defines the instruction and provides any definers. If the instruction requires only a signal bit operand with no definer, the bit operand is also placed on the same line as the mnemonic. All other operands are placed on lines after the instruction line, one operand per line and in the same order as they appear in the ladder symbol for the instruction.
The address and instruction columns of the mnemonic code table are filled in for the instruction word only. For all other lines, the left two columns are left blank. If the instruction requires no definer or bit operand, the data column is left blank for first line. It is a good idea to cross through any blank data column spaces (for all instruction words that do not require data) so that the data column can be quickly scanned to see if any addresses have been left out.
If an IR or SR address is used in the data column, the left side of the column is left blank. If any other data area is used, the data area abbreviation is placed on the left side and the address is placed on the right side. If a constant to be input, the number symbol (\#) is placed on the left side of the data column and the number to be input is placed on the right side. Any numbers input as definers in the instruction word do not require the number symbol on the right side. TC bits, once defined as a timer or counter, take a TIM (timer) or CNT (counter) prefix.
When coding an instruction that has a function code, be sure to write in the function code, which will be necessary when inputting the instruction via the Programming Console. Also be sure to designate the differentiated instruction with the @ symbol.

Note The mnemonics of expansion instructions are followed by "(一)" as the function code to indicate that they must be assigned function codes by the user in the instructions table before they can be used in programming. Refer to page 160 for details.

The following diagram and corresponding mnemonic code illustrates the points described previously.


## Multiple Instruction Lines

If a right-hand instruction requires multiple instruction lines (such as $\operatorname{KEEP}(11)$ ), all of the lines for the instruction are entered before the right-hand instruction. Each of the lines for the instruction is coded, starting with LD or LD NOT, to form 'logic blocks' that are combined by the right-hand instruction. An example of this for $\operatorname{SFT}(10)$ is shown below.


| Address | Instruction | Data |
| :--- | :--- | ---: |
| 00000 | LD |  |
| 00001 | AND |  |
| 00002 | LD | 0000 |
| 00003 | LD |  |
| 00004 | AND NOT |  |
| 00005 | LD | 00002 |
| 00006 | AND NOT |  |
| 00007 | AND NOT | LR |
| 00008 | 00200 |  |
| 00009 | OR LD |  |
| 00010 | AND |  |
|  | SFT(10) | HR |
|  |  | 0000 |
| 00011 | LD | HR |
| 00012 | OUT NOT |  |

## 7-6 Instruction Tables

This section provides tables of the instructions supported by the CPM1/CPM1A, CPM2A/CPM2C, and SRM1(-V2) PCs. The first few tables can be used to find instructions by function code. The last table can be used to find instructions by mnemonic. In both tables, the @ symbol indicates instructions with differentiated forms.

## 7-6-1 CPM1/CPM1A Function Codes

The following table lists the CPM1/CPM1A instructions that have fixed function codes. Each instruction is listed by mnemonic and by instruction name. Use the numbers in the leftmost column as the left digit and the number in the column heading as the right digit of the function code.

| Left digit | Right digit |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | NOP <br> NO <br> OPERATION | $\begin{aligned} & \text { END } \\ & \text { END } \end{aligned}$ | IL INTERLOCK | ILC <br> interlock <br> CLEAR | $\begin{aligned} & \hline \mathrm{JMP} \\ & \mathrm{JUMP} \end{aligned}$ | $\begin{aligned} & \hline \text { JME } \\ & \text { JUMP END } \end{aligned}$ | (@) FAL <br> FAILURE <br> ALARM AND <br> RESET | FALS SEVERE FAILURE | STEP <br> STEP <br> DEFINE | SNXT <br> STEP START |
| 1 | SFT REGISTER | $\begin{aligned} & \text { KEEP } \\ & \text { KEEPP } \end{aligned}$ | CNTR REVERS IBLE COUNTER | DIFU <br> DIFFER- <br> ENTIATE UP | $\xrightarrow{\text { DIFD }}$ entiate DOWN | TIMH HIGHSPEED TIMER | (@) WSFT SHIFT SHIFT | (@) ASFT ASYNCHRONOUS SHIFT REGISTER | --- | --- |
| 2 | CMP COMPARE | (@) MOV MÓVE | (@) MVN MOVE NOT | (@) BIN BCD TO BINARY | $\begin{array}{\|l\|} \hline \text { (@) BCD } \\ \text { BINARY TO } \\ \text { BCD } \\ \hline \end{array}$ | (@) ASL SHIFT LEFT | (@) ASR SHIFT RIGHT | (@) ROL ROTAT LEFT | (@) ROR ROTATE RIGHT | (@) COM COMPLE MENT |
| 3 | (@) ADD BCD ADD | $\begin{aligned} & \hline \text { (@CD SUB } \\ & \text { BCD } \\ & \text { SUBTRACT } \end{aligned}$ | (@) MUL BCD MULTIPLY | $\begin{aligned} & \hline \text { (@) DIV } \\ & \text { BCD } \\ & \text { DIVIDE } \end{aligned}$ | (@) ANDW LOGICAL AND | (@) ORW LOGICAL OR | (@) XORW <br> EXCLUSIVE <br> OR | (@) XNRW <br> EXCLUSIVE <br> NOR | (@) INC increment | (@) DEC DECREMENT |
| 4 | (@) STC <br> SET CARRY | (@) CLC CARRY | --- | --- | --- | -- | (@) MSG MESSAGE DISPLAY | --- | --- | --- |
| 5 | (@) ADB BINARY ADD | (@) SBB BINARY SUBTRACT | (@) MLB BINARY MULTIPL | (@) DVB DIVIDE DIVIDE | (@) ADDL BCD ADD | (@) SUBL DOUBLE BCD SUBTRACT | (@) MULL BCD MULTIPLY | (@) DIVL BCD DIVIDE | --- | --- |
| 6 | CMPL DOUBLE COMPARE | $\begin{aligned} & \text { (@) INI } \\ & \text { MODE CON- } \\ & \text { TROL } \end{aligned}$ |  | (@) CTBL son table LOAD | (@) SPED <br> SPEED OUT- <br> PUT (see <br> note) | (@) PULS SET PULSES (see note) | --- | $\begin{aligned} & \text { (@) BCNT } \\ & \text { BIT COUNT- } \\ & \text { ER } \end{aligned}$ | (@) BCMP BLOCK COMPARE | (@) STIM INTERVAL TIMER |
| 7 | (@) XFER BLOCK TRANSFER | (@) BSET BLOCK SET | --- | (@) XCHG DATA EXCHANGE | (@) SLD ONE DIGIT SHIFT LEFT | (@) SRD ONE DIGIT SHIFT RIGHT | $\begin{aligned} & \hline \text { (@) MLPX } \\ & \text { 4-TO-16 } \\ & \text { DECODER } \end{aligned}$ | (@) DMPX 16-TO-4 ENCODER | $\begin{aligned} & \hline \text { (@) SDEC } \\ & \text { 7-SEGMENT } \\ & \text { DECODER } \end{aligned}$ | --- |
| 8 | (@) DIST SINGLE WORD DISTRIBUTE | (@) COLL DATA COLLECT | (@) MOVB MOVE BIT | (@) MOVD MOVE DIGIT | (@) SFTR ible Shift REGISTER | (@) TCMP TABLE COMPARE | (@) ASC ASCI CONVERT | --- | --- | (@) INT INTERRUPT CONTROL |
| 9 | --- | (@) SBS SUBR ENTRY | SBN SUBROU- TINE TINE DEFINE | RET <br> TINE <br> TINE <br> RETURN | --- | -- | --- | (@) IORF REFRESH | --- | (@) MCRO MACRO |

Note Only for the CPM1A transistor output models.

## 7-6-2 CPM2A/CPM2C Function Codes

The following table lists the CPM2A/CPM2C (including the CPM2C-S) instructions that have fixed function codes. Each instruction is listed by mnemonic and by instruction name. Use the numbers in the leftmost column as the left digit and the number in the column heading as the right digit of the function code.

| Left digit | Right digit |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | ```NOP NO OPERATION``` | $\begin{aligned} & \text { END } \\ & \text { END } \end{aligned}$ | IL INTERLOCK | ILC INTERLOCK CLEAR | $\begin{aligned} & \hline \text { JMP } \\ & \text { JUMP } \end{aligned}$ | JME JUMP END | (@) FAL FAILURE ALARM AND RESET | FALS SEVERE FAILURE ALARM | $\begin{array}{\|l\|} \hline \text { STEP } \\ \text { STEP } \\ \text { DEFINE } \end{array}$ | SNXT <br> STEP START |
| 1 | $\begin{array}{\|l\|} \hline \text { SFT } \\ \text { SHIFT } \\ \text { REGISTER } \end{array}$ | $\begin{aligned} & \text { KEEP } \\ & \text { KEEP } \end{aligned}$ | CNTR <br> REVERSIBLE COUNTER | DIFU DIFFERENTIATE UP | DIFD DIFFERENTIATE DOWN | $\begin{aligned} & \hline \text { TIMH } \\ & \text { HIGH- } \\ & \text { SPEED } \\ & \text { TIMER } \end{aligned}$ | (@) WSFT WORD SHIFT | (@) ASFT ASYNCHRONOUS SHIFT REGISTER | --- | --- |
| 2 | CMP COMPARE | (@) MOV MOVE | (@) MVN MOVE NOT | (@) BIN BCD TO BINARY | (@) BCD BINARY TO BCD | (@) ASL <br> SHIFT LEFT | $\begin{aligned} & \text { (@) ASR } \\ & \text { SHIFT } \\ & \text { RIGHT } \end{aligned}$ | (@) ROL ROTATE LEFT | (@) ROR ROTATE RIGHT | (@) COM COMPLEMENT |
| 3 | (@) ADD BCD ADD | (@) SUB BCD SUBTRACT | (@) MUL BCD MULTIPLY | $\begin{aligned} & \hline \text { (@) DIV } \\ & \text { BCD } \\ & \text { DIVIDE } \end{aligned}$ | (@) ANDW LOGICAL AND | (@) ORW LOGICAL OR | (@) XORW EXCLUSIVE OR | (@) XNRW EXCLUSIVE NOR | (@) INC INCREMENT | (@) DEC DECREMENT |
| 4 | (@) STC SET CARRY | (@) CLC CLEAR CARRY | --- | --- | --- | --- | (@) MSG MESSAGE DISPLAY | (@) RXD RECEIVE | (@) TXD TRANSMIT | --- |
| 5 | (@) ADB BINARY ADD | (@) SBB BINARY SUBTRACT | (@) MLB BINARY MULTIPLY | (@) DVB BINARY DIVIDE | (@) ADDL DOUBLE BCD ADD | (@) SUBL DOUBLE BCD SUBTRACT | (@) MULL <br> DOUBLE <br> BCD <br> MULTIPLY | (@) DIVL DOUBLE BCD DIVIDE | (@) BINL DOUBLE BCD-TODOUBLE BINARY | (@) BCDL DOUBLE BINARY-TODOUBLE BCD |
| 6 | CMPL DOUBLE COMPARE | (@) INI MODE CONTROL | (@) PRV HIGHSPEED COUNTER PV READ | (@) CTBL COMPARISON TABLE LOAD | (@) SPED SPEED OUTPUT | (@) PULS SET PULSES | (@) SCL SCALING | (@) BCNT BIT COUNTER | (@) BCMP BLOCK COMPARE | (@) STIM INTERVAL TIMER |
| 7 | (@) XFER BLOCK TRANSFER | (@) BSET BLOCK SET | --- | $\begin{aligned} & \text { (@) XCHG } \\ & \text { DATA } \\ & \text { EXCHANGE } \end{aligned}$ | (@) SLD ONE DIGIT SHIFT LEFT | (@) SRD <br> ONE DIGIT <br> SHIFT <br> RIGHT | $\begin{aligned} & \text { (@) MLPX } \\ & \text { 4-TO-16 } \\ & \text { DECODER } \end{aligned}$ | $\begin{aligned} & \text { (@) DMPX } \\ & \text { 16-TO-4 } \\ & \text { ENCODER } \end{aligned}$ | (@) SDEC <br> 7-SEGMENT <br> DECODER | --- |
| 8 | (@) DIST SINGLE WORD DISTRIBUTE | (@) COLL DATA COLLECT | (@) MOVB MOVE BIT | (@) MOVD MOVE DIGIT | (@) SFTR REVERSIBLE SHIFT REGISTER | (@) TCMP TABLE COMPARE | (@) ASC ASCII CONVERT | --- | --- | (@) INT INTERRUPT CONTROL |
| 9 | --- | (@) SBS SUBROUTINE ENTRY | SBN <br> SUBROU- <br> TINE <br> DEFINE | RET SUBROU- <br> TINE <br> RETURN | --- | --- | --- | (@) IORF I/O REFRESH | --- | (@) MCRO MACRO |

Note The shaded areas are function codes to which expansion instructions are allocated by default or to which the user can allocate expansion instructions. The following expansion instructions are available in addition to the ones listed above with default function codes.

| Mnemonic | Name | Mnemonic | Name |
| :--- | :--- | :--- | :--- |
| (@)ACC | ACCELERATION CONTROL | $(@)$ SCL3 | BCD TO SIGNED BINARY <br> SCALING |
| AVG | AVERAGE VALUE | $(@)$ SEC | HOURS TO SECONDS |
| (@)FCS | FCS CALCULATE | $(@)$ SRCH | DATA SEARCH |
| (@)HEX | ASCII-TO-HEXADECIMAL | $(@)$ STUP | CHANGE RS-232C SETUP |
| (@)HMS | SECONDS TO HOURS | $(@)$ SUM | SUM CALCULATE |
| (@)MAX | FIND MAXIMUM | SYNC | SYNCHRONIZED PULSE <br> CONTROL |
| (@)MIN | FIND MINIMUM | TIML | LONG TIMER |
| (@)NEG | 2'S COMPLEMENT | TMHH | VERY HIGH-SPEED TIMER |
| PID | PID CONTROL | ZCP | AREA RANGE COMPARE |
| (@)PWM | PULSE WITH VARIABLE DUTY <br> RATIO | ZCPL | DOUBLE AREA RANGE <br> COMPARE |
| (@)SCL2 | SIGNED BINARY TO BCD <br> SCALING |  |  |

## 7-6-3 SRM1(-V2) Function Codes

The following table lists the SRM1(-V2) instructions that have fixed function codes. Each instruction is listed by mnemonic and by instruction name. Use the numbers in the leftmost column as the left digit and the number in the column heading as the right digit of the function code.

| Left digit | Right digit |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | NOP NO OPERATION | $\begin{aligned} & \text { END } \\ & \text { END } \end{aligned}$ | IL INTERLOCK | ILC INTERLOCK CLEAR | JMP <br> JUMP | JME <br> JUMP END | (@) FAL FAILURE ALARM AND RESET | FALS SEVERE FAILURE ALARM | $\begin{aligned} & \text { STEP } \\ & \text { STEP } \\ & \text { DEFINE } \end{aligned}$ | SNXT <br> STEP START |
| 1 | $\begin{aligned} & \text { SFT } \\ & \text { SHIFT } \\ & \text { REGISTER } \end{aligned}$ | KEEP <br> KEEP | CNTR <br> REVERS- <br> IBLE <br> COUNTER | DIFU <br> DIFFER- <br> ENTIATE UP | DIFD <br> DIFFER- <br> ENTIATE <br> DOWN | TIMH <br> HIGH- <br> SPEED <br> TIMER | (@) WSFT <br> WORD <br> SHIFT | (@) ASFT ASYNCHRO- <br> NOUS SHIFT <br> REGISTER | --- | --- |
| 2 | CMP COMPARE | (@) MOV MOVE | (@) MVN MOVE NOT | (@) BIN BCD TO BINARY | $\begin{aligned} & \text { (@) BCD } \\ & \text { BINARY TO } \\ & \text { BCD } \end{aligned}$ | (@) ASL SHIFT LEFT | $\begin{aligned} & \text { (@) ASR } \\ & \text { SHIFT } \\ & \text { RIGHT } \end{aligned}$ | (@) ROL ROTATE LEFT | (@) ROR ROTATE RIGHT | (@) COM COMPLEMENT |
| 3 | (@) ADD BCD ADD | $\begin{aligned} & \text { (@) SUB } \\ & \text { BCD } \\ & \text { SUBTRACT } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { (@) MUL } \\ & \text { BCD } \\ & \text { MULTIPLY } \end{aligned}$ | $\begin{aligned} & \text { (@) DIV } \\ & \text { BCD } \\ & \text { DIVIDE } \end{aligned}$ | (@) ANDW LOGICAL AND | (@) ORW LOGICAL OR | (@) XORW EXCLUSIVE OR | (@) XNRW EXCLUSIVE NOR | (@) INC INCREMENT | (@) DEC DECREMENT |
| 4 | (@) STC SET CARRY | (@) CLC CLEAR CARRY | --- | --- | --- | --- | (@) MSG MESSAGE DISPLAY | (@) RXD RECEIVE | (@) TXD TRANSMIT | --- |
| 5 | (@) ADB BINARY ADD | (@) SBB BINARY SUBTRACT | (@) MLB BINARY MULTIPLY | (@) DVB BINARY DIVIDE | (@) ADDL DOUBLE BCD ADD | (@) SUBL DOUBLE BCD SUBTRACT | (@) MULL <br> DOUBLE <br> BCD <br> MULTIPLY | (@) DIVL DOUBLE BCD DIVIDE | --- | --- |
| 6 | CMPL <br> DOUBLE COMPARE | --- | --- | --- | --- | --- | (@) SCL SCALING | (@) BCNT BIT COUNTER | (@) BCMP BLOCK COMPARE | (@) STIM INTERVAL TIMER |
| 7 | (@) XFER BLOCK <br> TRANSFER | $\begin{aligned} & \text { (@) BSET } \\ & \text { BLOCK SET } \end{aligned}$ | --- | $\begin{aligned} & \text { (@) XCHG } \\ & \text { DATA } \\ & \text { EXCHANGE } \end{aligned}$ | (@) SLD ONE DIGIT SHIFT LEFT | (@) SRD <br> ONE DIGIT <br> SHIFT <br> RIGHT | $\begin{aligned} & \text { (@) MLPX } \\ & \text { 4-TO-16 } \\ & \text { DECODER } \end{aligned}$ | $\begin{aligned} & \text { (@) DMPX } \\ & 16-\text { TO-4 } \\ & \text { ENCODER } \end{aligned}$ | (@) SDEC <br> 7-SEGMENT DECODER | --- |
| 8 | (@) DIST <br> SINGLE <br> WORD <br> DISTRIBUTE | $\begin{aligned} & \text { (@) COLL } \\ & \text { DATA } \\ & \text { COLLECT } \end{aligned}$ | (@) MOVB MOVE BIT | (@) MOVD MOVE DIGIT | (@) SFTR REVERSIBLE SHIFT REGISTER | (@) TCMP TABLE COMPARE | (@) ASC ASCII CONVERT | --- | --- | --- |
| 9 | --- | (@) SBS SUBROUTINE ENTRY | SBN <br> SUBROU- <br> TINE DEFINE | RET <br> SUBROU- <br> TINE <br> RETURN | --- | --- | --- | --- | --- | (@) MCRO MACRO |

Note The shaded areas are function codes to which expansion instructions are allocated by default or to which the user can allocate expansion instructions. The following expansion instructions are available in addition to the ones listed above with default function codes.

| Mnemonic | Name |
| :--- | :--- |
| (@)FCS | FCS CALCULATE |
| (@)HEX | ASCII-TO-HEXADECIMAL |
| (@)NEG* | 2'S COMPLEMENT |
| PID* $^{*}$ | PID CONTROL |
| (@)STUP | CHANGE RS-232C SETUP |
| ZCP* $^{*}$ | AREA RANGE COMPARE |

Note *SCL(66), NEG(-), PID(-), and ZCP (-) are supported by the SRM1-C0 $\square$-V2 CPUs only.

## 7-6-4 Alphabetic List by Mnemonic

Dashes ("-") in the Code column indicate expansion instructions, which do not have fixed function codes. "None" indicates instructions for which function codes are not used.
In the CPU Units column, "SRM1" indicates all versions of the SRM1 CPU Units and "SRM1(-V2)" indicates only version 2 of the SRM1 CPU Units.

| Mnemonic | Code | Words | Name | CPU Units | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACC (@) | - | 4 | ACCELERATION CONTROL | CPM2A/CPM2C | 491 |
| ADB (@) | 50 | 4 | BINARY ADD | All | 467 |
| ADD (@) | 30 | 4 | BCD ADD | All | 457 |
| ADDL (@) | 54 | 4 | DOUBLE BCD ADD | All | 463 |
| AND | None | 1 | AND | All | 376 |
| AND LD | None | 1 | AND LOAD | All | 377 |
| AND NOT | None | 1 | AND NOT | All | 376 |
| ANDW (@) | 34 | 4 | LOGICAL AND | All | 480 |
| ASC (@) | 86 | 4 | ASCII CONVERT | All | 449 |
| ASFT(@) | 17 | 4 | ASYNCHRONOUS SHIFT REGISTER | All | 410 |
| ASL (@) | 25 | 2 | ARITHMETIC SHIFT LEFT | All | 405 |
| ASR (@) | 26 | 2 | ARITHMETIC SHIFT RIGHT | All | 406 |
| AVG | - | 4 | AVERAGE VALUE | CPM2A/CPM2C | 476 |
| BCD (@) | 24 | 3 | BINARY TO BCD | All | 440 |
| BCDL (@) | 59 | 3 | DOUBLE BINARY-TO-DOUBLE BCD | CPM2A/CPM2C | 441 |
| BCMP (@) | 68 | 4 | BLOCK COMPARE | All | 434 |
| BCNT (@) | 67 | 4 | BIT COUNTER | All | 499 |
| BIN (@) | 23 | 3 | BCD-TO-BINARY | All | 439 |
| BINL (@) | 58 | 3 | DOUBLE BCD-TO-DOUBLE BINARY | CPM2A/CPM2C | 440 |
| BSET (@) | 71 | 4 | BLOCK SET | All | 414 |
| CLC (@) | 41 | 1 | CLEAR CARRY | All | 457 |
| CMP | 20 | 3 | COMPARE | All | 432 |
| CMPL | 60 | 4 | DOUBLE COMPARE | All | 436 |
| CNT | None | 2 | COUNTER | All | 394 |
| CNTR | 12 | 3 | REVERSIBLE COUNTER | All | 395 |
| COLL (@) | 81 | 4 | DATA COLLECT | All | 417 |
| COM (@) | 29 | 2 | COMPLEMENT | All | 479 |
| CTBL(@) | 63 | 4 | COMPARISON TABLE LOAD | All | 396 |
| DEC (@) | 39 | 2 | BCD DECREMENT | All | 483 |
| DIFD | 14 | 2 | DIFFERENTIATE DOWN | All | 380 |
| DIFU | 13 | 2 | DIFFERENTIATE UP | All | 380 |
| DIST (@) | 80 | 4 | SINGLE WORD DISTRIBUTE | All | 415 |
| DIV (@) | 33 | 4 | BCD DIVIDE | All | 461 |
| DIVL (@) | 57 | 4 | DOUBLE BCD DIVIDE | All | 466 |
| DMPX (@) | 77 | 4 | 16-TO-4 ENCODER | All | 444 |
| DVB (@) | 53 | 4 | BINARY DIVIDE | All | 470 |
| END | 01 | 1 | END | All | 381 |
| FAL ( @) | 06 | 2 | FAILURE ALARM AND RESET | All | 385 |
| FALS | 07 | 2 | SEVERE FAILURE ALARM | All | 385 |
| FCS (@) | - | 4 | FCS CALCULATE | CPM2A/CPM2C/SRM1(-V2) | 500 |
| HEX (@) | - | 4 | ASCII-TO-HEXADECIMAL | CPM2A/CPM2C/SRM1(-V2) | 451 |
| HMS | - | 4 | SECONDS TO HOURS | CPM2A/CPM2C | 454 |
| IL | 02 | 1 | INTERLOCK | All | 381 |


| Mnemonic | Code | Words | Name | CPU Units | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILC | 03 | 1 | INTERLOCK CLEAR | All | 381 |
| INC (@) | 38 | 2 | INCREMENT | All | 483 |
| INI (@) | 61 | 4 | MODE CONTROL | All | 399 |
| INT (@) | 89 | 4 | INTERRUPT CONTROL | All | 501 |
| IORF (@) | 97 | 3 | I/O REFRESH | All except SRM1 | 498 |
| JME | 05 | 2 | JUMP END | All | 383 |
| JMP | 04 | 2 | JUMP | All | 383 |
| KEEP | 11 | 2 | KEEP | All | 379 |
| LD | None | 1 | LOAD | All | 376 |
| LD NOT | None | 1 | LOAD NOT | All | 376 |
| MAX (@) | - | 4 | FIND MAXIMUM | CPM2A/CPM2C | 472 |
| MCRO (@) | 99 | 4 | MACRO | All | 486 |
| MIN (@) | - | 4 | FIND MINIMUM | CPM2A/CPM2C | 474 |
| MLB (@) | 52 | 4 | BINARY MULTIPLY | All | 470 |
| MLPX (@) | 76 | 4 | 4-TO-16 DECODER | All | 442 |
| MOV (@) | 21 | 3 | MOVE | All | 411 |
| MOVB (@) | 82 | 4 | MOVE BIT | All | 419 |
| MOVD (@) | 83 | 4 | MOVE DIGIT | All | 420 |
| MSG (@) | 46 | 2 | MESSAGE | All | 497 |
| MUL (@) | 32 | 4 | BCD MULTIPLY | All | 460 |
| MULL (@) | 56 | 4 | DOUBLE BCD MULTIPLY | All | 466 |
| MVN (@) | 22 | 3 | MOVE NOT | All | 412 |
| NEG (@) | - | 4 | 2'S COMPLEMENT | CPM2A/CPM2C/SRM1(-V2) | 455 |
| NOP | 00 | 1 | NO OPERATION | All | 381 |
| OR | None | 1 | OR | All | 376 |
| OR LD | None | 1 | OR LOAD | All | 377 |
| OR NOT | None | 1 | OR NOT | All | 376 |
| ORW (@) | 35 | 4 | LOGICAL OR | All | 481 |
| OUT | None | 2 | OUTPUT | All | 377 |
| OUT NOT | None | 2 | OUTPUT NOT | All | 377 |
| PID | - | 4 | PID CONTROL | CPM2A/CPM2C/SRM1(-V2) | 426 |
| PRV (@) | 62 | 4 | HIGH-SPEED COUNTER PV READ | All except SRM1 | 401 |
| PULS (@) | 65 | 4 | SET PULSES | CPM1A/CPM2A/CPM2C (Transistor outputs only) | 487 |
| PWM (@) | - | 4 | PULSE WITH VARIABLE DUTY RATIO | CPM2A/CPM2C | 494 |
| RET | 93 | 1 | SUBROUTINE RETURN | All | 486 |
| ROL (@) | 27 | 2 | ROTATE LEFT | All | 406 |
| ROR (@) | 28 | 2 | ROTATE RIGHT | All | 407 |
| RSET | None | 2 | RESET | All | 378 |
| RXD (@) | 47 | 4 | RECEIVE | CPM2A/CPM2C/SRM1 | 505 |
| SBB (@) | 51 | 4 | BINARY SUBTRACT | All | 468 |
| SBN | 92 | 2 | SUBROUTINE DEFINE | All | 486 |
| SBS (@) | 91 | 2 | SUBROUTINE ENTRY | All | 484 |
| SCL (@) | 66 | 4 | SCALING | CPM2A/CPM2C/SRM1(-V2) | 421 |
| SCL2 (@) | - | 4 | SIGNED BINARY TO BCD SCALING | CPM2A/CPM2C | 423 |
| SCL3 (@) | - | 4 | BCD TO SIGNED BINARY SCALING | CPM2A/CPM2C | 424 |
| SDEC (@) | 78 | 4 | 7-SEGMENT DECODER | CPM2A/CPM2C | 446 |
| SEC | - | 4 | HOURS TO SECONDS | CPM2A/CPM2C | 453 |
| SET | None | 2 | SET | All | 378 |


| Mnemonic | Code | Words | Name | CPU Units | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SFT | 10 | 3 | SHIFT REGISTER | All | 404 |
| SFTR (@) | 84 | 4 | REVERSIBLE SHIFT REGISTER | All | 409 |
| SLD (@) | 74 | 3 | ONE DIGIT SHIFT LEFT | All | 408 |
| SNXT | 09 | 2 | STEP START | All | 385 |
| SPED (@) | 64 | 4 | SPEED OUTPUT | CPM1A/CPM2A/CPM2C (Transistor outputs only) | 489 |
| SRCH (@) | - | 4 | DATA SEARCH | CPM2A/CPM2C | 471 |
| SRD (@) | 75 | 3 | ONE DIGIT SHIFT RIGHT | All | 408 |
| STC (@) | 40 | 1 | SET CARRY | All | 457 |
| STEP | 08 | 2 | STEP DEFINE | All | 385 |
| STIM (@) | 69 | 4 | INTERVAL TIMER | All | 504 |
| STUP | - | 3 | CHANGE RS-232C SETUP | CPM2A/CPM2C/SRM1 | 509 |
| SUB (@) | 31 | 4 | BCD SUBTRACT | All | 458 |
| SUBL (@) | 55 | 4 | DOUBLE BCD SUBTRACT | All | 464 |
| SUM (@) | - | 4 | SUM | CPM2A/CPM2C | 478 |
| SYNC (@) | - | 4 | SYNCHRONIZED PULSE CONTROL | CPM2A/CPM2C | 496 |
| TCMP (@) | 85 | 4 | TABLE COMPARE | All | 433 |
| TIM | None | 2 | TIMER | All | 389 |
| TIMH | 15 | 3 | HIGH-SPEED TIMER | All | 390 |
| TIML | - | 4 | LONG TIMER | CPM2A/CPM2C | 392 |
| TMHH | - | 4 | VERY HIGH-SPEED TIMER | CPM2A/CPM2C | 391 |
| TXD (@) | 48 | 4 | TRANSMIT | CPM2A/CPM2C/SRM1 | 507 |
| WSFT (@) | 16 | 3 | WORD SHIFT | All | 405 |
| XCHG (@) | 73 | 3 | DATA EXCHANGE | All | 415 |
| XFER (@) | 70 | 4 | BLOCK TRANSFER | All | 413 |
| XNRW (@) | 37 | 4 | EXCLUSIVE NOR | All | 482 |
| XORW (@) | 36 | 4 | EXCLUSIVE OR | All | 481 |
| ZCP | - | 4 | AREA RANGE COMPARE | CPM2A/CPM2C/SRM1(-V2) | 437 |
| ZCPL | - | 4 | DOUBLE AREA RANGE COMPARE | CPM2A/CPM2C | 438 |

## 7-7 Ladder Diagram Instructions

Ladder diagram instructions include ladder instructions and logic block instructions and correspond to the conditions on the ladder diagram. Logic block instructions are used to relate more complex parts.

## 7-7-1 LOAD, LOAD NOT, AND, AND NOT, OR, and OR NOT

LOAD - LD

LOAD NOT - LD NOT

AND - AND

AND NOT - AND NOT

OR - OR

## OR NOT - OR NOT

## Limitations

## Description

Ladder Symbols


Operand Data Areas

| B: Bit |
| :---: |
| IR, SR, AR, HR, TC, LR, TR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, TC, LR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, TC, LR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, TC, LR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, TC, LR |


| B: Bit |
| :---: |
| $\mathrm{IR}, \mathrm{SR}, \mathrm{AR}, \mathrm{HR}, \mathrm{TC}, \mathrm{LR}$ |

There is no limit to the number of any of these instructions, or restrictions in the order in which they must be used, as long as the memory capacity of the PC is not exceeded.

These six basic instructions correspond to the conditions on a ladder diagram. As described in Section 6 Ladder-diagram Programming, the status of the bits assigned to each instruction determines the execution conditions for all other instructions. Each of these instructions and each bit address can be used as many times as required. Each can be used in as many of these instructions as required.
The status of the bit operand (B) assigned to LD or LD NOT determines the first execution condition. AND takes the logical AND between the execution condition and the status of its bit operand; AND NOT, the logical AND between the execution condition and the inverse of the status of its bit operand. OR takes the logical OR between the execution condition and the status of its bit operand; OR NOT, the logical OR between the execution condition and the inverse of the status of its bit operand.

Flags
There are no flags affected by these instructions.

## 7-7-2 AND LOAD and OR LOAD

AND LOAD - AND LD

OR LOAD - OR LD
Ladder Symbol


## Description

Flags

When instructions are combined into blocks that cannot be logically combined using only OR and AND operations, AND LD and OR LD are used. Whereas AND and OR operations logically combine a bit status and an execution condition, AND LD and OR LD logically combine two execution conditions, the current one and the last unused one.
In order to draw ladder diagrams, it is not necessary to use AND LD and OR LD instructions, nor are they necessary when inputting ladder diagrams directly, as is possible from the SSS. They are required, however, to convert the program to and input it in mnemonic form.
In order to reduce the number of programming instructions required, a basic understanding of logic block instructions is required. For an introduction to logic blocks, refer to 6-3-6 Logic Block Instructions.

## 7-8 Bit Control Instructions

There are seven instructions that can be used generally to control individual bit status. These are OUT, OUT NOT, DIFU(13), DIFD(14), SET, RSET, and KEEP(11). These instructions are used to turn bits ON and OFF in different ways.

## 7-8-1 OUTPUT and OUTPUT NOT - OUT and OUT NOT

Ladder Symbol
Operand Data Areas


| B: Bit |
| :---: |
| IR, SR, AR, HR, LR, TR |

## Ladder Symbol



| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |

Any output bit can generally be used in only one instruction that controls its status.

OUT and OUT NOT are used to control the status of the designated bit according to the execution condition.

## Flags

There are no flags affected by these instructions.

## 7-8-2 SET and RESET - SET and RSET

Ladder Symbols


RSET B

Operand Data Areas

| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |

Description

## Precautions

Flags

## Examples

SET turns the operand bit ON when the execution condition is ON , and does not affect the status of the operand bit when the execution condition is OFF. RSET turns the operand bit OFF when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF.
The operation of SET differs from that of OUT because the OUT instruction turns the operand bit OFF when its execution condition is OFF. Likewise, RSET differs from OUT NOT because OUT NOT turns the operand bit ON when its execution condition is OFF.

Note On the Programming Console, input SET by pressing the FUN and SET Keys and input RSET by pressing the FUN and RESET Keys.

The status of operand bits for SET and RSET programmed between IL(02) and ILC(03) or JMP(04) and $\operatorname{JME}(05)$ will not change when the interlock or jump condition is met (i.e., when IL(02) or $\mathrm{JMP}(04)$ is executed with an OFF execution condition).

There are no flags affected by these instructions.
The following examples demonstrate the difference between OUT and SET/ RSET. In the first example (Diagram A), IR 20000 will be turned ON or OFF whenever IR 00000 goes ON or OFF.

In the second example (Diagram B), IR 10000 will be turned ON when IR 00001 goes ON and will remain ON (even if IR 00001 goes OFF) until IR 00002 goes ON.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00001 |
| 00001 | SET | 20000 |
| 00002 | LD | 00002 |
| 00003 | RSET | 20000 |

## 7-8-3 KEEP - KEEP(11)

Ladder Symbol


Any output bit can generally be used in only one instruction that controls its status.

KEEP(11) is used to maintain the status of the designated bit based on two execution conditions. These execution conditions are labeled $S$ and $R$. $S$ is the set input; $R$, the reset input. $\operatorname{KEEP}(11)$ operates like a latching relay that is set by $S$ and reset by $R$.

When S turns ON, the designated bit will go ON and stay ON until reset, regardless of whether $S$ stays ON or goes OFF. When $R$ turns ON, the designated bit will go OFF and stay OFF until reset, regardless of whether R stays ON or goes OFF. The relationship between execution conditions and KEEP(11) bit status is shown below.

S execution condition
R execution condition

Status of B

Operand Data Areas

| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |



## Limitations

## Description

Flags
There are no flags affected by this instruction.

## Precautions

Exercise caution when using a KEEP reset line that is controlled by an external normally closed device. Never use an input bit in an inverse condition on the reset (R) for KEEP(11) when the input device uses an AC power supply. The delay in shutting down the PC's DC power supply (relative to the AC power supply to the input device) can cause the designated bit of KEEP(11) to be reset. This situation is shown below.


Bits used in KEEP are not reset in interlocks. Refer to the 7-11 INTERLOCK and INTERLOCK CLEAR IL(02) and ILC(03) for details.

## 7-8-4 DIFFERENTIATE UP and DOWN - DIFU(13) and DIFD(14)



Operand Data Areas

| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |


| B: Bit |
| :---: |
| IR, SR, AR, HR, LR |

## Limitations

Description

Flags
There are no flags affected by these instructions.

Precautions

Example
$\operatorname{DIFU}(13)$ and $\operatorname{DIFD}(14)$ operation can be uncertain when the instructions are programmed between IL and ILC, between JMP and JME, or in subroutines. Refer to 7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and ILC(03), 7-12 JUMP and JUMP END - JMP(04) and JME(05), 7-26 Subroutine Instructions, and 7-29-1 INTERRUPT CONTROL - INT(89).
In this example, IR 20014 will be turned ON for one cycle when IR 00000 goes from OFF to ON. IR 20015 will be turned ON for one cycle when IR 00000 goes from ON to OFF.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | DIFU(13) | 20014 |
| 00002 | DIFD(14) | 20015 |

## 7-9 NO OPERATION - NOP(00)

## Description

Flags

NOP(00) is not generally required in programming and there is no ladder symbol for it. When NOP(00) is found in a program, nothing is executed and the program execution moves to the next instruction. When memory is cleared prior to programming, $\operatorname{NOP}(00)$ is written at all addresses. $\operatorname{NOP}(00)$ can be input through the 00 function code.

There are no flags affected by NOP(00).

Ladder Symbol


## Description

Flags

## 7-11 INTERLOCK and INTERLOCK CLEAR - IL(02) and ILC(03)

Ladder Symbol

Ladder Symbol


## Description

IL(02) is always used in conjunction with ILC(03) to create interlocks. Interlocks are used to enable branching in the same way as can be achieved with TR bits, but treatment of instructions between IL(02) and ILC(03) differs from that with TR bits when the execution condition for IL(02) is OFF. If the execution condition of IL(02) is ON , the program will be executed as written, with an ON execution condition used to start each instruction line from the point where IL(02) is located through the next ILC(03). Refer to 6-3-8 Branching Instruction Lines for basic descriptions of both methods.

If the execution condition for $\mathrm{IL}(02)$ is OFF, the interlocked section between $\operatorname{IL}(02)$ and $\operatorname{ILC}(03)$ will be treated as shown in the following table:

| Instruction | Treatment |
| :--- | :--- |
| OUT and OUT NOT | Designated bit turned OFF. |
| TIM and TIMH(15) | Reset. |
| CNT, CNTR(12) | PV maintained. |
| KEEP(11) | Bit status maintained. |
| DIFU(13) and DIFD(14) | Not executed (see below). |
| All other instructions | The instructions are not executed, and all IR, AR, LR, <br> HR, and SR bits and words written to as operands in the <br> instructions are turned OFF. |

IL(02) and ILC(03) do not necessarily have to be used in pairs. IL(02) can be used several times in a row, with each IL(02) creating an interlocked section through the next ILC(03). ILC(03) cannot be used unless there is at least one IL(02) between it and any previous ILC(03).

DIFU(13) and DIFD(14) in Interlocks

Changes in the execution condition for a DIFU(13) or DIFD(14) are not recorded if the $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$ is in an interlocked section and the execution condition for the IL(02) is OFF. When DIFU(13) or DIFD(14) is execution in an interlocked section immediately after the execution condition for the IL(02) has gone ON, the execution condition for the $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$ will be compared to the execution condition that existed before the interlock became effective (i.e., before the interlock condition for IL(02) went OFF). The ladder diagram and bit status changes for this are shown below. The interlock is in effect while 00000 is OFF. Notice that 20000 is not turned ON at the point labeled A even though 00001 has turned OFF and then back ON.


| Address | Instruction | Operands |
| :---: | :--- | :---: |
| 00000 | LD | 00000 |
| 00001 | IL(02) |  |
| 00002 | LD | 00001 |
| 00003 | DIFU(13) | 20000 |
| 00004 | ILC(03) |  |

## Precautions

There must be an ILC(03) following any one or more IL(02).
Although as many IL(02) instructions as are necessary can be used with one ILC(03), ILC(03) instructions cannot be used consecutively without at least one $\mathrm{IL}(02)$ in between, i.e., nesting is not possible. Whenever a ILC(03) is executed, all interlocks between the active ILC(03) and the preceding ILC(03) are cleared.
When more than one IL(02) is used with a single ILC(03), an error message will appear when the program check is performed, but execution will proceed normally.

Flags
There are no flags affected by these instructions.

Example $\quad$ The following diagram shows IL(02) being used twice with one ILC(03).


When the execution condition for the first IL(02) is OFF, TIM 000 will be reset to 1.5 s , CNT 001 will not be changed, and 01002 will be turned OFF. When the execution condition for the first IL(02) is ON and the execution condition for the second IL(02) is OFF, TIM 000 will be executed according to the status of 00001 , CNT 001 will not be changed, and 01002 will be turned OFF. When the execution conditions for both the IL(02) are ON, the program will execute as written.

## 7-12 JUMP and JUMP END - JMP(04) and JME(05)



## Limitations

## Description

Jump numbers 01 through 49 may be used only once in $\mathrm{JMP}(04)$ and once in JME(05), i.e., each can be used to define one jump only. Jump number 00 can be used as many times as desired.
$\mathrm{JMP}(04)$ is always used in conjunction with $\mathrm{JME}(05)$ to create jumps, i.e., to skip from one point in a ladder diagram to another point. JMP(04) defines the point from which the jump will be made; JME(05) defines the destination of the jump. When the execution condition for $\mathrm{JMP}(04)$ in ON , no jump is made and the program is executed consecutively as written. When the execution condition for $\mathrm{JMP}(04)$ is OFF, a jump is made to the JME(05) with the same jump number and the instruction following $\mathrm{JME}(05)$ is executed next.
If the jump number for $\mathrm{JMP}(04)$ is between 01 and 49, jumps, when made, will go immediately to $\mathrm{JME}(05)$ with the same jump number without executing any instructions in between. The status of timers, counters, bits used in OUT, bits used in OUT NOT, and all other status bits controlled by the instructions between JMP(04) and JMP(05) will not be changed. Each of these jump numbers can be used to define only one jump. Because all of instructions between JMP(04) and JME(05) are skipped, jump numbers 01 through 49 can be used to reduce cycle time.

## Jump Number 00

If the jump number for $\mathrm{JMP}(04)$ is 00 , the CPU Unit will look for the next $\mathrm{JME}(05)$ with a jump number of 00 . To do so, it must search through the program, causing a longer cycle time (when the execution condition is OFF) than for other jumps.
The status of timers, counters, bits used in OUT, bits used in OUT NOT, and all other status controlled by the instructions between JMP(04) 00 and JME(05) 00 will not be changed. jump number 00 can be used as many times as desired. A jump from $\mathrm{JMP}(04) 00$ will always go to the next $\mathrm{JME}(05) 00$ in the program. It is thus possible to use $\mathrm{JMP}(04) 00$ consecutively and match them all with the same JME(05) 00. It makes no sense, however, to use JME(05) 00 consecutively, because all jumps made to them will end at the first JME(05) 00.

DIFU(13) and DIFD(14) in Jumps

Although $\operatorname{DIFU}(13)$ and $\operatorname{DIFD}(14)$ are designed to turn ON the designated bit for one cycle, they will not necessarily do so when written between JMP(04) and JME(05). Once either DIFU(13) or DIFD(14) has turned ON a bit, it will remain ON until the next time $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$ is executed again. In normal programming, this means the next cycle. In a jump, this means the next time the jump from $\mathrm{JMP}(04)$ to $\mathrm{JME}(05)$ is not made, i.e., if a bit is turned ON by $\operatorname{DIFU}(13)$ or DIFD(14) and then a jump is made in the next cycle so that DIFU(13) or DIFD(14) are skipped, the designated bit will remain ON until the next time the execution condition for the $\mathrm{JMP}(04)$ controlling the jump is ON .

TIMH(15) and TMHH(-) in Jumps

Precautions

Flags
Examples
When $\operatorname{TIMH}(15)$ or $\mathrm{TMHH}(-)$ is programmed between $\mathrm{JMP}(04)$ and $\mathrm{JME}(05)$, timing will be performed by interrupt if jump numbers 01 through 49 are used but timing won't be performed if jump number 00 is used.

When $\mathrm{JMP}(04)$ and $\mathrm{JME}(05)$ are not used in pairs, an error message will appear when the program check is performed. This message also appears if $\mathrm{JMP}(04)$ 00 and JME(05) 00 are not used in pairs, but the program will execute properly as written.

There are no flags affected by these instructions.
Examples of jump programs are provided in 6-3-9 Jumps.

## 7-13 User Error Instructions: FAILURE ALARM AND RESET - FAL(06) and SEVERE FAILURE ALARM - FALS(07)

Ladder Symbols


FALS(07) N

Definer Data Areas

| N: FAL number |
| :---: |
| \# (00 to 99 ) |


| N: FAL number |
| :---: |
| \# (01 to 99 ) |

## Description

## Resetting Errors

FAL(06) and FALS(07) are provided so that the programmer can output error numbers for use in operation, maintenance, and debugging. When executed with an ON execution condition, either of these instructions will output a FAL number to bits 00 to 07 of SR 253. The FAL number that is output can be between 01 and 99 and is input as the definer for FAL(06) or FALS(07). FAL(06) with a definer of 00 is used to reset this area (see below).

FAL Area
2530725300


FAL(06) produces a non-fatal error and FALS(07) produces a fatal error. When FAL(06) is executed with an ON execution condition, the ALARM/ERROR indicator on the front of the CPU Unit will flash, but PC operation will continue. When FALS(07) is executed with an ON execution condition, the ALARM/ERROR indicator will light and PC operation will stop.
The system also generates error codes to the FAL area.
FAL error codes will be retained in memory, although only one of these is available in the FAL area. To access the other FAL codes, reset the FAL area by executing $\operatorname{FAL}(06) 00$. Each time $\operatorname{FAL}(06) 00$ is executed, another FAL error will be moved to the FAL area, clearing the one that is already there.
FAL(06) 00 is also used to clear message programmed with the instruction, MSG(46).
If the FAL area cannot be cleared, as is generally the case when FALS(07) is executed, first remove the cause of the error and then clear the FAL area through the Programming Console or SSS.

## 7-14 Step Instructions: STEP DEFINE and STEP START-STEP(08)/SNXT(09)

## Ladder Symbols



SNXT(09) B

Definer Data Areas

| B: Control bit |
| :---: |
| IR, AR, HR, LR |


| B: Control bit |
| :---: |
| IR, AR, HR, LR |

## Limitations

## Description

All control bits must be in the same word and must be consecutive.
The step instructions $\operatorname{STEP}(08)$ and $\operatorname{SNXT}(09)$ are used together to set up breakpoints between sections in a large program so that the sections can be executed as units and reset upon completion. A section of program will usually be defined to correspond to an actual process in the application. (Refer to the application examples later in this section.) A step is like a normal programming code, except that certain instructions (i.e., END(01), IL(02)/ILC(03), $\mathrm{JMP}(04) / \mathrm{JME}(05)$, and $\operatorname{SBN}(92)$ ) may not be included.
STEP(08) uses a control bit in the IR or HR areas to define the beginning of a section of the program called a step. $\operatorname{STEP}(08)$ does not require an execution condition, i.e., its execution is controlled through the control bit. To start execution of the step, $\operatorname{SNXT}(09)$ is used with the same control bit as used for STEP(08). If SNXT(09) is executed with an ON execution condition, the step with the same control bit is executed. If the execution condition is OFF, the step is not executed. The SNXT(09) instruction must be written into the program so that it is executed before the program reaches the step it starts. It can be used at different locations before the step to control the step according to two different execution conditions (see example 2, below). Any step in the program that has not been started with SNXT(09) will not be executed.
Once $\operatorname{SNXT}(09)$ is used in the program, step execution will continue until STEP(08) is executed without a control bit. STEP(08) without a control bit must be preceded by SNXT(09) with a dummy control bit. The dummy control bit may be any unused IR or HR bit. It cannot be a control bit used in a STEP(08).

Execution of a step is completed either by execution of the next SNXT(09) or by turning OFF the control bit for the step (see example 3 below). When the step is completed, all of the IR and HR bits in the step are turned OFF and all timers in the step are reset to their SVs. Counters, shift registers, and bits used in KEEP(11) maintain status. Two simple steps are shown below.


Steps can be programmed in consecutively. Each step must start with STEP(08) and generally ends with SNXT(09) (see example 3, below, for an exception). When steps are programmed in series, three types of execution are possible: sequential, branching, or parallel. The execution conditions for, and the positioning of, SNXT(09) determine how the steps are executed. The three examples given below demonstrate these three types of step execution.

## Precautions

Interlocks, jumps, SBN(92), and END(01) cannot be used within step programs.
Bits used as control bits must not be used anywhere else in the program unless they are being used to control the operation of the step (see example 3, below). All control bits must be in the same word and must be consecutive.

If IR or LR bits are used for control bits, their status will be lost during any power interruption. If it is necessary to maintain status to resume execution at the same step, HR bits must be used.

## Flags

25407: Step Start Flag; turns ON for one cycle when $\operatorname{STEP}(08)$ is executed and can be used to reset counters in steps as shown below if necessary.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | SNXT(09) | 20000 |
| 00002 | STEP(08) | 20000 |
| 00003 | LD | 00100 |


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00004 | LD | 25407 |  |
| 00005 | CNT | 01 |  |
|  |  | $\#$ |  |

## 7-15 Timer and Counter Instructions

TIM and $\operatorname{TIMH}(15)$ are decrementing ON-delay timer instructions which require a TC number and a set value (SV). STIM(69) is used to control the interval timers, which are used to activate interrupt routines.
CNT is a decrementing counter instruction and CNTR(12) is a reversible counter instruction. Both require a TC number and a SV. Both are also connected to multiple instruction lines which serve as an input signal(s) and a reset. CTBL(63), INT(89), and PRV(62) are used to manage the high-speed counter. INT(89) is also used to stop pulse output.
Any one TC number cannot be defined twice, i.e., once it has been used as the definer in any of the timer or counter instructions, it cannot be used again. Once defined, TC numbers can be used as many times as required as operands in instructions other than timer and counter instructions.
TC numbers run from 000 through 255 in the CPM2A/CPM2C PCs and from 000 through 127 in the CPM1/CPM1A/SRM1(-V2) PCs. No prefix is required when using a TC number as a definer in a timer or counter instruction. Once defined as a timer, a TC number can be prefixed with TIM for use as an operand in certain instructions. The TIM prefix is used regardless of the timer instruction that was used to define the timer. Once defined as a counter, a TC number can be prefixed with CNT for use as an operand in certain instructions. The CNT is also used regardless of the counter instruction that was used to define the counter.
TC numbers can be designated as operands that require either bit or word data. When designated as an operand that requires bit data, the TC number accesses a bit that functions as a 'Completion Flag' that indicates when the time/count has expired, i.e., the bit, which is normally OFF, will turn ON when the designated SV has expired. When designated as an operand that requires word data, the TC number accesses a memory location that holds the present value (PV) of the timer or counter. The PV of a timer or counter can thus be used as an operand in CMP(20), or any other instruction for which the TC area is allowed. This is done by designating the TC number used to define that timer or counter to access the memory location that holds the PV.

Note that "TIM 000" is used to designate the TIMER instruction defined with TC number 000, to designate the Completion Flag for this timer, and to designate the PV of this timer. The meaning of the term in context should be clear, i.e., the first is always an instruction, the second is always a bit operand, and the third is always a word operand. The same is true of all other TC numbers prefixed with TIM or CNT.
An SV can be input as a constant or as a word address in a data area. If an IR area word assigned to an Input Unit is designated as the word address, the Input Unit can be wired so that the SV can be set externally through thumbwheel switches or similar devices. Timers and counters wired in this way can only be set externally during RUN or MONITOR mode. All SVs, including those set externally, must be in BCD.

## 7-15-1 TIMER - TIM

## Definer Values

## Ladder Symbol



| $\mathbf{N}$ |
| :---: |
| TC number |

Operand Data Areas

| SV: Set value (word, BCD) |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |

SV is between 000.0 and 999.9. The decimal point is not entered.
Each TC number can be used as the definer in only one TIMER or COUNTER instruction. TC numbers run from 000 through 255 in the CPM2A/CPM2C PCs and from 000 through 127 in the CPM1/CPM1A/SRM1(-V2) PCs.
TC 000 through TC 003 (TC 000 through TC 015 in the CPM2A/CPM2C) should not be used in TIM if they are required for $\operatorname{TIMH}(15)$. Refer to $7-15-2$ HIGHSPEED TIMER - TIMH(15) for details.
In the CPM2A/CPM2C PCs, TC 004 through TC 007 should not be used in TIM if they are required for TMHH(-). Refer to 7-15-3 VERY HIGH-SPEED TIMER TMHH (—) for details.
A timer is activated when its execution condition goes ON and is reset (to SV) when the execution condition goes OFF. Once activated, TIM measures in units of 0.1 second from the SV.
If the execution condition remains ON long enough for TIM to time down to zero, the Completion Flag for the TC number used will turn ON and will remain ON until TIM is reset (i.e., until its execution condition is goes OFF).
The following figure illustrates the relationship between the execution condition for TIM and the Completion Flag assigned to it.


Timers in interlocked program sections are reset when the execution condition for IL(02) is OFF. Power interruptions also reset timers. If a timer that is not reset under these conditions is desired, SR area clock pulse bits can be counted to produce timers using CNT. Refer to 7-15-5 COUNTER - CNT for details.

The Completion Flag may be turned ON one cycle late when reading its status from the user program.
Always reset the timer after changing between TIM and $\operatorname{TIMH}(015)$ in online editing. The timer will not work properly if it is not reset.
If the timer's set value is set to 0000, the Completion Flag will turn ON as soon as the timer's execution condition turns ON. If the timer's set value is set to 0001, the Completion Flag will turn ON somewhere between 0 and 0.1 s after the timer's execution condition turns ON (i.e., the timer accuracy will actually determine the time), and may turn ON as soon as the timer's execution condition turns ON. Always consider the accuracy of the timer ( 0 to -0.1 s ) in application programs.

## Flags

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-15-2 HIGH-SPEED TIMER - TIMH(15)

Definer Values

## Ladder Symbol



## Limitations

## Description

## Precautions

SV is between 00.00 and 99.99 . (Although 00.00 and 00.01 may be set, 00.00 will disable the timer, i.e., turn ON the Completion Flag immediately, and 00.01 is not reliably scanned.) The decimal point is not entered.
Each TC number can be used as the definer in only one TIMER or COUNTER instruction. TC numbers run from 000 through 255 in the CPM2A/CPM2C PCs and from 000 through 127 in the CPM1/CPM1A/SRM1(-V2) PCs.

TIMH(15) operates in the same way as TIM except that TIMH measures in units of 0.01 second. Refer to 7-15-1 TIMER - TIM for operational details.

Timers in interlocked program sections are reset when the execution condition for IL(02) is OFF. Power interruptions also reset timers. If a timer that is not reset under these conditions is desired, SR area clock pulse bits can be counted to produce timers using CNT. Refer to 7-15-5 COUNTER - CNT for details.
Timers in jumped program sections will not be reset when the execution condition for $\mathrm{JMP}(04)$ is OFF. The timer will stop timing if jump number 00 is used, but will continue timing if other jump numbers are used.
Always reset the timer when changing between $\operatorname{TIM}$ and $\operatorname{TIMH}(15)$ in online editing. Also, when changing a $\operatorname{TIMH}(15)$ instruction with interrupt refreshing, do so only in PROGRAM mode.
Use timer numbers 000 to 003 for TIMH(15). High-speed timers with timer numbers TC 004 through TC 127 (TC 016 through TC 255 in the CPM2A/CPM2C) may not be accurate when the cycle time exceeds 10 ms .

| PC | Interrupt refreshing every <br> $\mathbf{1 0} \mathbf{~ m s ~}$ | Refreshed when TIMH(015) <br> is executed |
| :--- | :--- | :--- |
| CPM2A/CPM2C | TC 000 through TC 003 | TC 004 through TC 255 |
| CPM1, CPM1A, and <br> SRM1(-V2) | TC 000 through TC 003 | TC 004 through TC 127 |

In the CPM2A/CPM2C PCs, TC 004 through TC 007 should not be used in TIMH(15) if they are required for TMHH(-). Refer to 7-15-3 VERY HIGHSPEED TIMER - TMHH(-) for details.
If the timer's set value is set to 0000, the Completion Flag will turn ON as soon as the timer's execution condition turns ON. If TIM000 to TIM003 are used, however, there may be a delay before the flag turns ON .
If the timer's set value is set to 0001, the Completion Flag will turn ON somewhere between 0 and 0.01 s after the timer's execution condition turns ON (i.e., the timer accuracy will actually determine the time), and may turn ON as soon as the timer's execution condition turns ON.
Always consider the accuracy of the timer ( 0 to -0.01 s ) in application programs.

Flags

## Example



| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD | 00000 |  |
| 00001 | TIMH(15) |  | 000 |
|  |  | $\#$ | 0150 |
| 00002 | LD | TIM | 000 |
| 00003 | OUT |  | 01600 |

## 7-15-3 VERY HIGH-SPEED TIMER: TMHH(一)

Ladder Symbol

| $\mathrm{TMHH}(-)$ |
| :---: |
| N |
| SV |
| 000 |

Operand Data Areas

| $\mathbf{N}$ |
| :---: |
| TC number (see Limitations) |


| SV: Set value |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |
| $\mathbf{0 0 0}$ |
| Set to 000. |

This instruction is supported by the CPM2A/CPM2C only.

## Limitations

Description

Each TC number can be used as the definer in only one TIMER or COUNTER instruction. TC numbers run from TIM000 through TIM255. (You must enter "TIM" along with the actual timer number when using the Programming Console. The instruction will not work if only the number is entered.)
SV is BCD between 0000 and 9999 ( 0 to 9.999 s).
Set the third operand to 000 . (This operand is ignored.)
TMHH (-) is a decrementing ON-delay timer that times in 1 -ms units. The timer set value can be 0 to 9.999 s and the timer has a accuracy of 1 ms .
A very high-speed timer is activated when its execution condition goes ON and is reset (to the SV) when the execution condition goes OFF. Once activated, TMHH (-) times down from the SV in units of 1 ms .
The timer will time out when the PV reaches \#0000 ( 0 ms ). Once the timer has timed out, the PV and Completion Flag status will be maintained. The timer can be restarted by temporarily turning its execution condition from ON to OFF or
changing its PV to a value other than \#0000 with an instruction such as MOV(21).
The operation of very high-speed timers in jumped program sections depends upon the TC number used to define the timer, as shown in the following table.

| TC number | Operation |
| :--- | :--- |
| 000 to 003, <br> 008 to 255 | The timer will stop when the execution condition for JMP(04) is OFF. <br> This can greatly reduce the accuracy of timers in jumped program <br> sections. |
| 004 to 007 | If jump number 00 is used, the timer will stop timing when the <br> execution condition for JMP(04) is OFF. This can greatly reduce the <br> accuracy of timers in jumped program sections. <br> If any other jump number is used, the timer will continue timing <br> normally when the execution condition for JMP(04) is OFF. |

## Precautions

## Flags

Example

Very high-speed timers with timer numbers other than TC 004 through TC 007 may not be accurate when the cycle time exceeds 1 ms . (The cycle time will not affect very high-speed timers defined with TC 004 through TC 007.)
Very high-speed timers in interlocked program sections are reset (to the SV) when the execution condition for IL(02) is OFF.
If the timer's set value is set to 0000 , the Completion Flag will turn ON as soon as the timer's execution condition turns ON. If TIM004 to TIM007 are used, however, there may be a delay before the flag turns ON.
If the timer's set value is set to 0001, the Completion Flag will turn ON somewhere between 0 and 1 ms after the timer's execution condition turns ON (i.e., the timer accuracy will actually determine the time), and may turn ON as soon as the timer's execution condition turns ON.
Always consider the accuracy of the timer ( 0 to -1 ms ) in application programs.
ER: $\quad \mathrm{N}$ is not a valid TC number.
In the following example, CIO 20000 will be turned ON after CIO 00000 goes ON and stays ON for at least 1.5 seconds. When 00000 goes OFF, the timer will be reset and CIO 20000 will be turned OFF.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | TMHH(-) | --- |
|  |  | 004 |
|  |  | $\#$ |
|  |  | 1500 |
| 00002 | LD | TIM |
| 00003 | OUT | 000 |

## 7-15-4 LONG TIMER: TIML(一)

## Ladder Symbol



Operand Data Areas

| $\mathbf{N}$ |
| :---: |
| TC number (see Limitations) |


| SV: Set value |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |


| C: Control data |
| :---: |
| 000 or 001 |

This instruction is supported by the CPM2A/CPM2C only.

## Limitations

## Description

## Precautions

## Flags

Each timer number can be used as the definer in only one TIMER or COUNTER instruction．Timer numbers run from TIM000 through TIM255．（You must enter ＂TIM＂along with the actual timer number when using the Programming Console． The instruction will not work if only the number is entered．）

SV is BCD between 0000 and 9999 （ 0 to $9,999 \mathrm{~s}$ when $\mathrm{C}=000$ and 0 to $99,990 \mathrm{~s}$ when $\mathrm{C}=001$ ）．

C must be 000 （1－s timing units）or 001 （10－s timing units）．

TIML（一）is a decrementing ON －delay timer that can time in $1-\mathrm{s}$ units or $10-\mathrm{s}$ units．The timer set value can be 0 to $9,999 \mathrm{~s}$（accuracy 0 to 1 s ）when 1 －s units are used（ $\mathrm{C}=000$ ）or 0.10 to $99,990 \mathrm{~s}$（accuracy 0 to 10 s ）when 10 －s units are used（ $\mathrm{C}=001$ ）．

A long timer is activated when its execution condition goes ON and is reset（to the SV）when the execution condition goes OFF．Once activated，TIML（一） times down from the SV in units of 1 s or 10 s （depending upon the value of C ）． $\operatorname{TIML}(-)$ accuracy is 0 to 1 s with $1-\mathrm{s}$ units or 0 to 10 s with $10-\mathrm{s}$ units．

The timer will time out when the PV reaches \＃0000（ 0 s ）．Once the timer has timed out，the PV and Completion Flag status will be maintained．The timer can be restarted by temporarily turning its execution condition from ON to OFF or changing its PV to a value other than \＃0000 with an instruction such as MOV（21）．

Long timers in jumped program sections will not be reset when the execution condition for $\mathrm{JMP}(04)$ is OFF，but the timer will stop timing and the PV will be maintained．Timing will resume when the execution condition for JMP（04）goes ON again．This can greatly reduce the accuracy of long timers in jumped pro－ gram sections．

TIML（－）may not be accurate when the cycle time exceeds $1 \mathrm{~s}(\mathrm{C}=000)$ or 10 s （ $\mathrm{C}=001$ ）．
Long timers in interlocked program sections are reset（to the SV）when the execution condition for IL（02）is OFF．

The timing units in C can be changed while the long timer is timing．Changing the timing units during operation reduces the timer＇s accuracy by up to 10 s ．

You must enter＂TIM＂along with the actual timer number when using TIML（一）． The instruction will not work if only the number is entered．

If the timer＇s set value is set to 0000，the Completion Flag will turn ON as soon as the timer＇s execution condition turns ON．If the timer＇s set value is set to 0001， the Completion Flag will turn ON somewhere between 0 and 1 s or between 0 and 10 s after the timer＇s execution condition turns ON （i．e．，the timer accuracy will actually determine the time），and may turn ON as soon as the timer＇s execu－ tion condition turns ON．

Always consider the accuracy of the timer（ 0 to -1 s or 0 to -10 s ）in application programs．

## Example



In the following example, CIO 20000 will be turned ON after CIO 00000 goes ON and stays ON for at least 1,500 seconds. When 00000 goes OFF, the timer will be reset and CIO 20000 will be turned OFF.

| Address | Instruction | Operands |
| :--- | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | TIML(-) | --- |
|  |  | 002 |
|  |  | $\#$ |
|  |  | 0150 |
| 00002 | LD | TIM |
| 00003 | OUT |  |

## 7-15-5 COUNTER - CNT

Definer Values

Ladder Symbol


| $\mathbf{N}$ |
| :---: |
| TC number |

Operand Data Areas

| SV: Set value (word, BCD) |
| :---: |
| $\mathrm{IR}, \mathrm{SR}, \mathrm{AR}, \mathrm{DM}, \mathrm{HR}, \mathrm{LR}, \#$ |

## Limitations

Description

Each TC number can be used as the definer in only one TIMER or COUNTER instruction. TC numbers run from 000 through 255 in the CPM2A/CPM2C PCs and from 000 through 127 in the CPM1/CPM1A/SRM1(-V2) PCs.

CNT is used to count down from SV when the execution condition on the count pulse, CP, goes from OFF to ON, i.e., the present value (PV) will be decremented by one whenever CNT is executed with an ON execution condition for CP and the execution condition was OFF for the last execution. If the execution condition has not changed or has changed from ON to OFF, the PV of CNT will not be changed. The Completion Flag for a counter is turned ON when the PV reaches zero and will remain ON until the counter is reset.
CNT is reset with a reset input, R. When R goes from OFF to ON, the PV is reset to SV. The PV will not be decremented while R is ON. Counting down from SV will begin again when R goes OFF. The PV for CNT will not be reset in interlocked program sections or by power interruptions.
Changes in execution conditions, the Completion Flag, and the PV are illustrated below. PV line height is meant only to indicate changes in the PV.


## Precautions

Flags

## Example

Program execution will continue even if a non-BCD SV is used, but the SV will not be correct.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

In the following example, CNT is used to create extended timers by counting SR area clock pulse bits.
CNT 001 counts the number of times the 1 -second clock pulse bit (SR 25502) goes from OFF to ON. Here again, IR 00000 is used to control the times when CNT is operating.
Because in this example the SV for CNT 001 is 700 , the Completion Flag for CNT 002 turns ON when 1 second $\times 700$ times, or 11 minutes and 40 seconds have expired. This would result in IR 20002 being turned ON.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | AND | 25502 |  |
| 00002 | LD NOT | 00001 |  |
| 00003 | CNT | 001 |  |
|  |  | $\#$ |  |
| 00004 | LD | CNT |  |
| 00005 | OUT |  |  |

## ! Caution timers with CNT instructions. <br> \section*{7-15-6 REVERSIBLE COUNTER - CNTR(12)}

The shorter clock pulses will not necessarily produce accurate timers because their short ON times might not be read accurately during longer cycles. In particular, the 0.02 -second and 0.1 -second clock pulses should not be used to create

## Ladder Symbol



Definer Values

| $\mathbf{N}$ |
| :---: |
| TC number |

Operand Data Areas

| SV: Set value (word, BCD) |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |

## Limitations

## Description

Each TC number can be used as the definer in only one TIMER or COUNTER instruction. TC numbers run from 000 through 255 in the CPM2A/CPM2C PCs and from 000 through 127 in the CPM1/CPM1A/SRM1(-V2) PCs.
The CNTR(12) is a reversible, up/down circular counter, i.e., it is used to count between zero and SV according to changes in two execution conditions, those in the increment input (II) and those in the decrement input (DI).
The present value (PV) will be incremented by one whenever CNTR(12) is executed with an ON execution condition for II and the last execution condition for II was OFF. The present value (PV) will be decremented by one whenever CNTR(12) is executed with an ON execution condition for DI and the last execution condition for DI was OFF. If OFF to ON changes have occurred in both II and DI since the last execution, the PV will not be changed.

If the execution conditions have not changed or have changed from ON to OFF for both II and DI, the PV of CNT will not be changed.
When decremented from 0000, the present value is set to SV and the Completion Flag is turned ON until the PV is decremented again. When incremented past the SV, the PV is set to 0000 and the Completion Flag is turned ON until the $P V$ is incremented again.
CNTR(12) is reset with a reset input, R. When R goes from OFF to ON, the PV is reset to zero. The PV will not be incremented or decremented while R is ON . Counting will begin again when R goes OFF. The PV for CNTR(12) will not be reset in interlocked program sections or by the effects of power interruptions.
Changes in II and DI execution conditions, the Completion Flag, and the PV are illustrated below starting from part way through CNTR(12) operation (i.e., when reset, counting begins from zero). PV line height is meant to indicate changes in the PV only.


## Precautions

Flags

Program execution will continue even if a non-BCD SV is used, but the SV will not be correct.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-15-7 REGISTER COMPARISON TABLE - CTBL(63)

Ladder Symbols

| $\mathrm{CTBL}(63)$ |
| :---: |
| P |
| C |
| TB |


| $@ \mathrm{CTBL}(63)$ |
| :---: |
| P |
| C |
| TB |

Operand Data Areas

| P: Port specifier |
| :---: |
| 000 |


| C: Control data |
| :---: |
| 000 to 003 |


| TB: First comparison table word |
| :---: |
| IR, SR, AR, DM, HR, LR |

This instruction is not supported by SRM1(-V2) PCs.
The first and last comparison table words must be in the same data area. (The length of the comparison table varies according to the settings.)
P must be 000 and C must be between 000 and 003 .
When the execution condition is OFF, CTBL(63) is not executed. When the execution condition is ON, CTBL(63) registers a comparison table for use with the high-speed counter PV. Depending on the value of C, comparison with the high-speed counter PV can begin immediately or it can be started separately with $\mathrm{INI}(61)$.

## Limitations

## Description

 the high-speed counter PV.The port specifier $(P)$ specifies the high-speed counter that will be used in the comparison. Always set P to 000.

The function of $\operatorname{CTBL}(63)$ is determined by the control data, C , as shown in the following table. These functions are described after the table.

| C | CTBL(63) function |
| :---: | :--- |
| 000 | Registers a target value comparison table and starts comparison. (See <br> note.) |
| 001 | Registers a range comparison table and starts comparison. (See note.) |
| 002 | Registers a target value comparison table. Start comparison with INI(61). |
| 003 | Registers a range comparison table. Start comparison with INI(61). |

## Common Characteristics of Target Value and Range Comparisons

1, 2, 3... 1. Subroutine numbers 000 to 049 can be used and the same subroutine number can be used more than once in the table.
2. An undefined subroutine number or FFFF can be set for the subroutine number if interrupt processing is not required.
3. Comparison can be stopped with $\mathrm{INI}(61)$. A registered table is valid until PC operation stops or a new comparison table is registered.
4. CTBL(62) cannot be executed if the high-speed counter is disabled in the PC Setup (DM 6642). (An error will occur if CTBL(63) is executed when the high-speed counter is disabled.)

A target value comparison table contains up to sixteen target values. A subroutine number is also registered for each target value. The corresponding subroutine is called and executed when the PV matches a target value. (When interrupt processing is not required, an undefined subroutine number may be entered.)

- In the CPM1/CPM1A, target value comparisons are performed one item at a time in order of the comparison table. When the PV reaches the first target value in the table, the interrupt subroutine is executed and comparison continues to the next value in the table. When processing has been completed for the last target value in the table, comparison returns to the first value in the table and the process is repeated.
- In the CPM2A/CPM2C, the PV is compared to all of the target values in the table each time CTBL(63) is executed. When the PV matches a target value the corresponding subroutine is called and executed.

The following diagram shows the structure of a target value comparison table. Target values must be unique; an error will occur if a target value appears in the table more than once.

| $T B$ | Number of target values (0001 to 0016, BCD) |
| :--- | :--- |
| $T B+1$ | Target value \#1, lower 4 digits (BCD) |
| $T B+2$ | Target value \#1, upper 4 digits (BCD) |
| $T B+3$ | Subroutine number for \#1 (See note.) |
| $\vdots$ | $\vdots$ |

## Range Comparison

Flags

ER: The comparison table exceeds the data area boundary, or there is an error in the comparison table settings.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
$P$ is not 000 or $C$ is not between 000 and 003 .
There is a CTBL(63) instruction using a different comparison format in the subroutine called by another CTBL(63) instruction.

A CTBL(63) instruction using a different comparison format is executed during comparison.
CTBL(63) is executed in an interrupt subroutine while a pulse I/O or high-speed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.

## Target Value Comparison Errors:

The number of target values (in TB) is not between 0001 and 0016.
A target value is not between F838 8608 and 08388607 (differential phase mode, pulse + direction input mode, and up/down input mode).

A target value is not between 00000001 and 16777215 or a subroutine number is not between 0000 and 0049 (increment mode).

If 00000000 is set in increment mode, 25503 (ER) will turn ON and the instruction will not be executed.

## Range Comparison Errors:

A range's upper limit value is less than its lower limit value.
A target value is not between F838 8608 and 08388607 (differential phase mode, pulse + direction input mode, and up/down input mode).

A target value is not between 00000000 and 16777215 or a subroutine number is not between 0000 and 0049 (increment mode).

## 7-15-8 MODE CONTROL - INI(61)

## Ladder Symbols

| $\mathrm{INI}(61)$ |
| :---: |
| $P$ |
| C |
| P 1 |

Operand Data Areas

| P: Port specifier |
| :---: |
| $000,010,100,101,102,103$ |
| C: Control data |
| 000 to 005 |


| P1: First PV word |
| :---: |
| IR, SR, AR, DM, HR, LR (or 000) |

This instruction is not supported by SRM1(-V2) PCs.

Limitations

## Description

In the CPM1/CPM1A PCs, P must be 000 and C must be 000 to 003.
In CPM2A/CPM2C PCs, P must be 000, 010, 100, 101, 102, or 103 and C must be 000 to 005.
P1 must be 000 unless C is 002 or 004.
P1 and P1+1 must be in the same data area.
If a DM address is used for P1, it must be read/write DM.
When the execution condition is $\mathrm{OFF}, \mathrm{INI}(61)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{INI}(61)$ is used to control high-speed counter operation and stop pulse output.

The port specifier (P) specifies the high-speed counter or pulse output that will be controlled.

| $\mathbf{P}$ | Function |
| :---: | :--- |
| 000 | Specifies high-speed counter input (inputs 00000, 00001, and 00002), <br> single-phase pulse output 0 with no acceleration/deceleration (output <br> 01000 or 01001), single-phase pulse output 0 with trapezoidal accelera- <br> tion/deceleration (output 01000). |
| $010^{*}$ | Specifies single-phase pulse output 1 with no acceleration/deceleration <br> (output 01001). |
| $100^{*}$ | Specifies interrupt input 0 in counter mode (input 00003). |
| $101^{*}$ | Specifies interrupt input 1 in counter mode (input 00004). |
| $102^{*}$ | Specifies interrupt input 2 in counter mode (input 00005). |
| $103^{*}$ | Specifies interrupt input 3 in counter mode (input 00006). |

Note *These settings can be used in CPM2A/CPM2C PCs only.
The function of $\operatorname{INI}(61)$ is determined by the control data, C .

| C | P1 | INI(61) function |
| :--- | :--- | :--- |
| 000 | 000 | Starts CTBL(63) table comparison. |
| 001 | 000 | Stops CTBL(63) table comparison. |
| 002 | New PV | Changes PV of the high-speed counter or an interrupt input in <br> counter mode. |
| 003 | 000 | Stops pulse output. |
| $004^{\star}$ | New PV | Changes PV of the pulse output. |
| $005^{*}$ | 000 | Stops synchronized pulse control output. |

Note *These settings can be used in CPM2A/CPM2C PCs only.

## Start or Stop Comparison ( $\mathrm{C}=000$ or $\mathrm{C}=001$ )

## Change PV <br> (C=002)

## Stop Pulse Output

 ( $\mathrm{C}=003$ )Change PV (C=004)

## Stop Synchronized Pulse Control Output (C=003)

If C is 000 or $001, \mathrm{INI}(61)$ starts or stops comparison of the high-speed counter's PV to the comparison table registered with CTBL(63). An error will occur if this function is executed without first registering a comparison table with CTBL(63).
In general, @ $\operatorname{INI}(61)$ should be used when $\mathrm{C}=000$ because the instruction needs to be executed only one time to start table comparison.
If C is 002 , $\mathrm{INI}(61)$ changes the PV of the specified high-speed counter or interrupt input (counter mode).

## High-speed Counter PV (P=000)

INI(61) changes the PV of the specified high-speed counter to the 8-digit BCD value in P 1 and $\mathrm{P} 1+1$.
The new PV can be F838 8608 to 08388607 in differential phase mode, pulse + direction input mode, or up/down input mode. (The hexadecimal " $F$ " in the first digit acts as a minus sign.)
The new PV can be 00000000 to 16777215 in increment mode.
Interrupt Input PV ( $\mathrm{P}=100$ to 103)
INI(61) changes the PV of the specified interrupt input (counter mode) to the 4-digit hexadecimal value ( 0000 to FFFF) in P1.
If C is $003, \mathrm{INI}(61)$ stops the pulse output.
$\mathrm{INI}(61)$ changes the PV of the pulse output to the 8 -digit BCD value in P 1 and $P 1+1$. The PV cannot be changed while the pulse output is in progress.
The new PV can be $-16,777,215$ to $16,777,215$. Bit 15 of $P 1+1$ acts as a sign bit; the number is negative if bit 15 is ON , positive if it is OFF.
If C is $003, \mathrm{INI}(61)$ stops the synchronized pulse control output.

## Flags

ER: The port specifier and control data are incompatible.
(For example: $\mathrm{P}=010$ and $\mathrm{C}=000$ )
There is an error in the operand settings or the specified PV is not within the acceptable range.

The address specified for P1 or P1+1 exceeds the data area boundary.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

The specified function is incompatible with actual PC operation. For example, do not set $\mathrm{C}=005$ if synchronized pulse control is not being used.
$\mathrm{INI}(61)$ is executed to change the PV of a pulse output $(\mathrm{C}=004)$ while the pulse output is operating.
$\mathrm{INI}(61)$ is executed in an interrupt subroutine while a pulse I/O or highspeed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.
$\mathrm{INI}(61)$ is executed in an interrupt subroutine while a pulse I/O or highspeed counter instruction is being executed in the main program.

## 7-15-9 HIGH-SPEED COUNTER PV READ - PRV(62)

Ladder Symbols


Operand Data Areas

| P: Port specifier |
| :---: |
| $000,010,100,101,102,103$ |


| C: Control data |
| :---: |
| $000,001,002$, or 003 |


| D: First destination word |
| :--- |
| IR, SR, AR, DM, HR, LR |

This instruction is not supported by SRM1(-V2) PCs.

## Limitations

## Description

In the CPM1/CPM1A PCs, P must be 000 and C must be 000 to 002.
In CPM2A/CPM2C PCs, P must be 000, 010, 100, 101, 102, or 103 and $C$ must be 000 to 003.
D and $\mathrm{D}+1$ must be in the same data area.
If a DM address is used for $D$, it must be read/write $D M$.
When the execution condition is OFF, $\operatorname{PRV}(62)$ is not executed. When the execution condition is ON, $\operatorname{PRV}(62)$ controls the high-speed counter PV, pulse output PV, interrupt input (counter mode) PV, or input frequency for synchronized control as specified by P and C .

The port specifier $(P)$ specifies the high-speed counter or pulse output that will be controlled.

| $\mathbf{P}$ | Function |
| :---: | :--- |
| 000 | Specifies high-speed counter input (inputs 00000, 00001, and 00002), in- <br> put frequency for synchronized pulse control (inputs 00000, 00001, and <br> 00002), single-phase pulse output 0 with no acceleration/deceleration (out- <br> puts 01000 and 01001), single-phase pulse output 0 with trapezoidal ac- <br> celeration/deceleration (output 01000), or synchronized pulse control out- <br> put 0 (output 01000/01001). |
| $010^{*}$ | Specifies single-phase pulse output 1 with no acceleration/deceleration <br> (output 01001) or synchronized pulse control output 1 (output 01001). |
| $100^{*}$ | Specifies interrupt input 0 in counter mode (input 00003). |
| $101^{*}$ | Specifies interrupt input 1 in counter mode (input 00004). |
| $102^{*}$ | Specifies interrupt input 2 in counter mode (input 00005). |
| $103^{*}$ | Specifies interrupt input 3 in counter mode (input 00006). |

Note *These settings can be used in CPM2A/CPM2C PCs only.
The control data, C, determines which type of data will be accessed.

| C | Function | Destination word(s) |
| :--- | :--- | :--- |
| 000 | Reads the PV of the high-speed counter or interrupt <br> input (counter mode) or the input frequency of the <br> synchronized pulse control. | D and D+1 |
| 001 | Reads the status of the high-speed counter or pulse <br> output. | D |
| 002 | Reads the results of range comparison. | D |
| $003^{\star}$ | Reads the PV of the pulse output. | D and D+1 |

Note *This setting can be used in CPM2A/CPM2C PCs only.

## Read PV (C=000)

Read Status ( $\mathrm{C}=001$ )

If $C$ is $000, \operatorname{PRV}(62)$ reads the $P V$ of the specified high-speed counter or interrupt input (counter mode).
High-speed Counter PV or Input Frequency ( $\mathrm{P}=\mathbf{0 0 0 \text { ) }}$
When the output is used for a high-speed counter, $\operatorname{PRV}(62)$ reads the PV of the specified high-speed counter and writes the 8 -digit BCD value in D and $\mathrm{D}+1$. (The leftmost 4 digits are written to $\mathrm{D}+1$.)
The PV can be F838 8608 to 08388607 in differential phase mode, pulse + direction input mode, or up/down input mode. (The hexadecimal "F" in the first digit acts as a minus sign.)

The PV can be 00000000 to 16777215 in increment mode.
When the output is used for synchronized pulse control, $\operatorname{PRV}(62)$ reads the input frequency and writes the 8 -digit $B C D$ value in $D$ and $D+1$. The input frequency can be 00000000 to 00020000 .

## Interrupt Input PV ( $\mathrm{P}=100$ to 103)

PRV(62) reads the PV of the specified interrupt input (counter mode) and writes the 4 -digit hexadecimal value ( 0000 to FFFF) in D.

If C is $001, \mathrm{PRV}(62)$ reads the operating status of the specified high-speed counter or pulse output and writes the data to D.

High-speed Counter or Pulse Output 0 Status ( $\mathrm{P}=\mathbf{0 0 0 \text { ) }}$
The following table shows the function of the bits in $D$ when $P=000$. Bits not listed in the table are not used and will always be 0 .

| Usage | Bit | Function |
| :---: | :---: | :--- |
| High-speed <br> counter | 00 | High-speed counter comparison status. <br> (0: Stopped; 1: Comparing) |
|  | 01 | High-speed counter underflow/overflow. <br> (0: Normal; 1: Underflow/Overflow occurred.) |
|  | 05 | Total number of pulses specified for pulse output 0. <br> (0: Not specified; 1: Specified.) |
|  | 06 | Pulse output 0 completed. (0: Not completed; 1: Completed) |
|  | 07 | Pulse output 0 status (0: Stopped; 1: Outputting) |
|  | 08 | Pulse output 0 PV underflow/overflow. <br> (0: Normal; 1: Underflow/Overflow occurred.) |
|  | 09 | Pulse output 0 acceleration <br> 0: Constant; 1: Accelerating or decelerating |

## Pulse Output 1 Status ( $\mathrm{P}=010$ )

The following table shows the function of the bits in D when $\mathrm{P}=010$. Bits not listed in the table are not used and will always be 0 .

| Bit | Function |
| :--- | :--- |
| 05 | Total number of pulses specified for pulse output 1. <br> (0: Not specified; 1: Specified.) |
| 06 | Pulse output 1 completed. (0: Not completed; 1: Completed) |
| 07 | Pulse output 1 status (0: Stopped; 1: Outputting) |
| 08 | Pulse output 1 PV underflow/overflow. <br> (0: Normal; 1: Underflow/Overflow occurred.) |
| 09 | Pulse output 1 acceleration (0: Constant; 1: Accelerating or decelerating) |

## Read Range Comparison Results (C=002)

## Read Pulse Output PV (C=003)

If C is $002, \operatorname{PRV}(62)$ reads the results of the comparison of the PV to the 8 ranges defined by CTBL(63) and writes this data to D . Bits 00 through 07 of D contain the Comparison Result Flags for ranges 1 to 8. (0: Not in range; 1: In range)

If C is $003, \mathrm{PRV}(62)$ reads the pulse output PV and writes the 8 -digit BCD value in D and $\mathrm{D}+1$. (The leftmost 4 digits are written to $\mathrm{D}+1$.)

The PV can be $-16,777,215$ to $16,777,215$. Bit 15 of $\mathrm{D}+1$ acts as a sign bit; the number is negative if bit 15 is ON , positive if it is OFF.

ER: The port specifier and control data are incompatible.
(For example: $\mathrm{P}=010$ and $\mathrm{C}=000$ )
The address specified for D or D+1 exceeds the data area boundary.
There is an error in the operand settings.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
$\operatorname{PRV}(62)$ is executed in an interrupt subroutine while a pulse I/O or highspeed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.

## 7-16 Shift Instructions

## 7-16-1 SHIFT REGISTER - SFT(10)

## Ladder Symbol



Operand Data Areas

| St: Starting word |
| :---: |
| IR, SR, AR, HR, LR |

E: End word
IR, SR, AR, HR, LR

Limitations

## Description

E must be greater than or equal to St , and St and E must be in the same data area.
If a bit address in one of the words used in a shift register is also used in an instruction that controls individual bit status (e.g., OUT, $\operatorname{KEEP}(11)$ ), an error ("COIL/OUT DUPL") will be generated when program syntax is checked on the Programming Console or another Programming Device. The program, however, will be executed as written. See Example 2: Controlling Bits in Shift Registers for a programming example that does this.
$\operatorname{SFT}(10)$ is controlled by three execution conditions, I, P, and R. If SFT(10) is executed and 1) execution condition $P$ is ON and was OFF the last execution, and 2) $R$ is OFF, then execution condition I is shifted into the rightmost bit of a shift register defined between St and E, i.e., if I is ON, a 1 is shifted into the register; if I is OFF, a 0 is shifted in. When I is shifted into the register, all bits previously in the register are shifted to the left and the leftmost bit of the register is lost.


The execution condition on P functions like a differentiated instruction, i.e., I will be shifted into the register only when $P$ is ON and was OFF the last time SFT(10) was executed. If execution condition $P$ has not changed or has gone from ON to OFF, the shift register will remain unaffected.

St designates the rightmost word of the shift register; E designates the leftmost. The shift register includes both of these words and all words between them. The same word may be designated for St and E to create a 16 -bit (i.e., 1 -word) shift register.
When execution condition R goes ON , all bits in the shift register will be turned OFF (i.e., set to 0 ) and the shift register will not operate until R goes OFF again.

Flags
ER: St and E are not in the same area or St is greater than E .

Example


The following example uses the 1 -second clock pulse bit (25502) so that the execution condition produced by 00000 is shifted into HR 00 every second. Output 20000 is turned ON whenever a " 1 " is shifted into HR 0007.

| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | LD |  |  |
| 00002 | LD | 25502 |  |
| 00003 | SFT(10) | HR |  |
|  |  | 00001 |  |
| 00004 | LD | HR |  |
| 00005 | OUT | 00 |  |

## 7-16-2 WORD SHIFT - WSFT(16)

Ladder Symbols



Operand Data Areas

| St: Starting word |
| :---: |
| IR, SR, AR, DM, HR, LR |

E: End word
IR, SR, AR, DM, HR, LR

## Limitations

## Description

St and $E$ must be in the same data area, and $E$ must be greater than or equal to St.
DM 6144 to DM 6655 cannot be used for St or E.
When the execution condition is OFF, WSFT(16) is not executed. When the execution condition is ON, WSFT(16) shifts data between St and E in word units. Zeros are written into St and the content of E is lost.


Flags
ER: The St and E words are in different areas, or St is greater than E. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-16-3 ARITHMETIC SHIFT LEFT - ASL(25)

Ladder Symbols


Operand Data Areas

| Wd: Shift word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
DM 6144 to DM 6655 cannot be used for Wd.

## Description

## Precautions

Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not $B C D$, or the DM area boundary has been exceeded.)
CY: Receives the status of bit 15.
EQ: ON when the content of Wd is zero; otherwise OFF.

## 7-16-4 ARITHMETIC SHIFT RIGHT - ASR(26)

## Ladder Symbols



Operand Data Areas

| Wd: Shift word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

## Precautions

Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: Receives the data of bit 00 .
EQ: ON when the content of Wd is zero; otherwise OFF.

## 7-16-5 ROTATE LEFT - ROL(27)

Ladder Symbols


Operand Data Areas

| Wd: Rotate word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
DM 6144 to DM 6655 cannot be used for Wd.

## Description

## Precautions

Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: Receives the data of bit 15.
EQ: ON when the content of Wd is zero; otherwise OFF.

## 7-16-6 ROTATE RIGHT - ROR(28)

## Ladder Symbols



Operand Data Areas

| Wd: Rotate word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for Wd.
When the execution condition is $\operatorname{OFF}, \operatorname{ROR}(28)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{ROR}(28)$ shifts all Wd bits one bit to the right, shifting CY into bit 15 of Wd and shifting bit 00 of Wd into CY .


## Precautions

Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: Receives the data of bit 00 .
EQ: ON when the content of Wd is zero; otherwise OFF.

## 7-16-7 ONE DIGIT SHIFT LEFT - SLD(74)

Ladder Symbols


Operand Data Areas

| St: Starting word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| E: End word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

Description

## Precautions

Flags
$S t$ and $E$ must be in the same data area, and $E$ must be greater than or equal to St.
DM 6144 to DM 6655 cannot be used for St or E.
When the execution condition is OFF, $\operatorname{SLD}(74)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{SLD}(74)$ shifts data between St and E (inclusive) by one digit (four bits) to the left. 0 is written into the rightmost digit of the St , and the content of the leftmost digit of $E$ is lost.


If a power failure occurs during a shift operation across more than 50 words, the shift operation might not be completed.
A 0 will be shifted into the least significant digit of St every cycle if the undifferentiated form of SLD(74) is used. Use the differentiated form (@SLD(74)) or combine $\operatorname{SLD}(74)$ with $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$ to shift just one time.

ER: The St and E words are in different areas, or St is greater than E. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-16-8 ONE DIGIT SHIFT RIGHT - SRD(75)

## Ladder Symbols




Operand Data Areas

| E: End word |
| :---: |
| IR, SR, AR, DM, HR, LR |
| St: Starting word |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

St and E must be in the same data area, and E must be less than or equal to St . DM 6144 to DM 6655 cannot be used for St or E.
When the execution condition is $\operatorname{OFF}, \operatorname{SRD}(75)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{SRD}(75)$ shifts data between St and E (inclusive) by one digit (four bits) to the right. 0 is written into the leftmost digit of St and the rightmost digit of E is lost.


## Precautions

Flags

If a power failure occurs during a shift operation across more than 50 words, the shift operation might not be completed.
A 0 will be shifted into the most significant digit of St every cycle if the undifferentiated form of SRD(75) is used. Use the differentiated form (@SRD(75)) or combine SRD(75) with DIFU(13) or DIFD(14) to shift just one time.

ER: The St and E words are in different areas, or St is less than E.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-16-9 REVERSIBLE SHIFT REGISTER - SFTR(84)

Operand Data Areas


| C: Control word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| St: Starting word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| E: End word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations

## Description

Flags
St and E must be in the same data area and St must be less than or equal to E .
DM 6144 to DM 6655 cannot be used for C, St, or E.
SFTR(84) is used to create a single- or multiple-word shift register that can shift data to either the right or the left. To create a single-word register, designate the same word for St and E . The control word provides the shift direction, the status to be put into the register, the shift pulse, and the reset input. The control word is allocated as follows:


The data in the shift register will be shifted one bit in the direction indicated by bit 12 , shifting one bit out to CY and the status of bit 13 into the other end whenever SFTR(84) is executed with an ON execution condition as long as the reset bit is OFF and as long as bit 14 is ON. If SFTR(84) is executed with an OFF execution condition or if SFTR(84) is executed with bit 14 OFF, the shift register will remain unchanged. If SFTR(84) is executed with an ON execution condition and the reset bit (bit 15) is OFF, the entire shift register and CY will be set to zero.

ER: $\quad S t$ and $E$ are not in the same data area or ST is greater than E .
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)

## Example

CY: Receives the status of bit 00 of St or bit 15 of E , depending on the shift direction.

In the following example, IR 00000, IR 00001, IR 00002, and IR 00003 are used to control the bits of $C$ used in @ SFTR(84). The shift register is in DM 0010, and it is controlled through IR 00004.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | OUT | 20012 |
| 00002 | LD | 00001 |
| 00003 | OUT | 20013 |
| 00004 | LD | 00002 |
| 00005 | OUT | 20014 |
| 00006 | LD | 00003 |
| 00007 | OUT | 20015 |
| 00008 | LD | 00004 |
| 00009 | $@$ SFTR(84) |  |
|  |  | 200 |
|  |  | DM |
|  |  | DM |

## 7-16-10 ASYNCHRONOUS SHIFT REGISTER - ASFT(17)

Operand Data Areas


Note $\operatorname{ASFT}(17)$ is an expansion instruction for the SRM1(-V2). The function code 17 is the factory setting and can be changed for the SRM1(-V2) if desired.

Limitations

## Description

 St and $E$ must be in the same data area, and $E$ must be greater than or equal to St.DM 6144 to DM 6655 cannot be used for St or $E$.
When the execution condition is OFF, ASFT(17) does nothing and the program moves to the next instruction. When the execution condition is ON, ASFT(17) is used to create and control a reversible asynchronous word shift register between St and E. This register only shifts words when the next word in the register is zero, e.g., if no words in the register contain zero, nothing is shifted. Also, only one word is shifted for each word in the register that contains zero. When the contents of a word are shifted to the next word, the original word's contents are set to zero. In essence, when the register is shifted, each zero word in the register trades places with the next word. (See Example below.)
The shift direction (i.e. whether the "next word" is the next higher or the next lower word) is designated in $\mathrm{C} . \mathrm{C}$ is also used to reset the register. All of any portion of the register can be reset by designating the desired portion with St and E.

## Control Word

Flags

Example


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD | 00000 |  |
| 00001 | ASFT(17) |  |  |
|  |  | $\#$ | 6000 |
|  |  | DM | 0100 |
|  |  | DM | 0110 |


|  | Before execution | After one execution | After se executi |
| :---: | :---: | :---: | :---: |
| DM 0100 | 1234 | 1234 | 1234 |
| DM 0101 | 0000 | 0000 | 2345 |
| DM 0102 | 0000 | 2345 | 3456 |
| DM 0103 | 2345 | 0000 | 4567 |
| DM 0104 | 3456 | 3456 | 5678 |
| DM 0105 | 0000 | 4567 | 6789 |
| DM 0106 | 4567 | 0000 | 789A |
| DM 0107 | 5678 | 5678 | 0000 |
| DM 0108 | 6789 | 6789 | 0000 |
| DM 0109 | 0000 | 789A | 0000 |
| DM 0110 | 789A | 0000 | 0000 |

Note The zeroes are shifted "upward" if $\mathrm{C}=4000$, and the entire shift register is set to zero if $\mathrm{C}=8000$.

## 7-17 Data Movement Instructions

## 7-17-1 MOVE - MOV(21)

Ladder Symbols



Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| D: Destination word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations

## Description

## Precautions

Flags

## Example

DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, $\operatorname{MOV}(21)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{MOV}(21)$ copies the content of S to D .


TC numbers cannot be designated as D to change the PV of the timer or counter. You can, however, easily change the PV of a timer or a counter by using BSET(71).

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when all zeros are transferred to $D$.
The following example shows @MOV(21) being used to copy the content of IR 001 to HR 05 when IR 00000 goes from OFF to ON.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | $@ \mathrm{MOV}(21)$ |  |  |
|  |  | 001 |  |
|  |  | HR |  |



## 7-17-2 MOVE NOT - MVN(22)

Ladder Symbols



Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| D: Destination word |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for D.
When the execution condition is $\operatorname{OFF}, \operatorname{MVN}(22)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{MVN}(22)$ transfers the inverted content of S (specified word or four-digit hexadecimal constant) to D, i.e., for each ON bit in S, the corresponding bit in D is turned OFF, and for each OFF bit in S, the corresponding bit in D is turned ON .


Precautions
TC numbers cannot be designated as D to change the PV of the timer or counter. However, these can be easily changed using BSET(71).

Flags

Example

ER: Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when all zeros are transferred to D.
The following example shows @MVN(22) being used to copy the complement of \#F8C5 to DM 0010 when IR 00001 goes from OFF to ON.


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | :--- |
| 00000 | LD |  | 00001 |
| 00001 | $@ M O V(21)$ |  |  |
|  |  | $\#$ | F8C5 |
|  |  | DM | 0010 |



## 7-17-3 BLOCK TRANSFER - XFER(70)

Operand Data Areas


| N: Number of words (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| S: Starting source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| D: Starting destination word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |

## Limitations

## Description

S and S+N must be in the same data area, as must D and $\mathrm{D}+\mathrm{N}$.
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, XFER(70) is not executed. When the execution condition is $\mathrm{ON}, \operatorname{XFER}(70)$ copies the contents of $\mathrm{S}, \mathrm{S}+1, \ldots, \mathrm{~S}+\mathrm{N}$ to $\mathrm{D}, \mathrm{D}+1, \ldots, \mathrm{D}+\mathrm{N}$.


Flags
ER: $\quad \mathrm{N}$ is not BCD
S and $\mathrm{S}+\mathrm{N}$ or D and $\mathrm{D}+\mathrm{N}$ are not in the same data area.

Indirectly addressed DM word is non-existent. (Content of $* D M$ word is not BCD, or the DM area boundary has been exceeded.)

## 7-17-4 BLOCK SET - BSET(71)

Operand Data Areas

## Ladder Symbols

| $\operatorname{BSET}(71)$ |
| :---: |
| S |
| St |
| E |
| St |
| St |
| E |


| S: Source data |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| St: Starting word |
| :---: |
| IR, SR AR, DM, HR, TC, LR |

E: End Word
IR, SR, AR, DM, HR, TC, LR

Limitations

## Description

Flags

Example

St must be less than or equal to E , and St and E must be in the same data area. DM 6144 to DM 6655 cannot be used for St or E.

When the execution condition is OFF, $\operatorname{BSET}(71)$ is not executed. When the execution condition is ON, BSET(71) copies the content of $S$ to all words from St through E .


BSET(71) can be used to change timer/counter PV. (This cannot be done with $\operatorname{MOV}(21)$ or $\operatorname{MVN}(22)) .\mathrm{BSET}(71)$ can also be used to clear sections of a data area, i.e., the DM area, to prepare for executing other instructions. It can also be used to clear words by transferring all zeros.

ER: St and E are not in the same data area or St is greater than E .
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

The following example shows how to use BSET(71) to copy a constant (\#0000) to a block of the DM area (DM 0000 to DM 0500) when IR 00000 is ON.


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | :---: |
| 00000 | LD | 00000 |  |
| 00001 | @BSET(71) |  |  |
|  |  | $\#$ |  |
|  |  | DM |  |
|  |  | DM |  |
|  |  | 0000 |  |

## 7-17-5 DATA EXCHANGE - XCHG(73)

## Ladder Symbols



Operand Data Areas

| E1: Exchange word 1 |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |
| E2: Exchange word 2 |
| IR, SR, AR, DM, HR, TC, LR |

Limitations
Description

Flags

Operand Data Areas
If you want to exchange content of blocks whose size is greater than 1 word, use work words as an intermediate buffer to hold one of the blocks using XFER(70) three times.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-17-6 SINGLE WORD DISTRIBUTE - DIST(80)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
|  |  | S: Source data |
| DIST(80) | @DIST(80) | IR, SR, AR, DM, HR, TC, LR, \# |
|  |  | DBs: Destination base word |
|  |  | IR, SR, AR, DM, HR, TC, LR |
| DBs | DBs | C: Control word (BCD) |
| C | C | IR, SR, AR, DM, HR, TC, LR, \# |



## Example

The following example shows how to use DIST(80) to copy \#00FF to HR $10+\mathrm{Of}$. The content of LR 10 is \#3005, so \#00FF is copied to HR 15 (HR $10+5$ ) when IR 00000 is ON .


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | ---: |
| 00000 | LD | 00000 |  |
| 00001 | $@$ DIST(80) |  |  |
|  |  | $\#$ | 00 FF |
|  |  | HR | 10 |
|  |  | LR | 10 |



## Stack Operation

When bits 12 to 15 of $\mathrm{C}=9, \operatorname{DIST}(80)$ can be used for a stack operation. The other 3 digits of $C$ specify the number of words in the stack ( 000 to 999 in BCD). The content of DBs is the stack pointer.
When the execution condition is OFF, $\operatorname{DIST}(80)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{DIST}(80)$ copies the content of S to $\mathrm{DBs}+1$ +the content of DBs. In other words, 1 and the content of DBs are added to DBs to determine the destination word. The content of DBs is then incremented by 1.
Note 1. $\operatorname{DIST}(80)$ will be executed every cycle unless the differentiated form ( @ DIST(80)) is used or $\operatorname{DIST}(80)$ is used with DIFU(13) or DIFD(14).
2. Be sure to initialize the stack pointer before using $\operatorname{DIST}(80)$ as a stack operation.

## Example

The following example shows how to use DIST(80) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | $@$ DIST(80) |  |
|  |  | 200 |
|  |  | DM |
|  |  | 2000 |


| IR 200 | FFFF |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IR 216 | 9005 |  |  |  |  |  |  |
| DM 0000 | 0000 | First execution <br> Stack pointer incremented | DM 0000 DM 0001 | 0001 | Second execution$\square$ | DM 0000 <br> DM 0001 | 0002 |
| DM 0001 | 0000 |  |  | FFFF |  |  | FFFF |
| DM 0002 | 0000 |  |  | 0000 |  | DM 0002 | FFFF |
| DM 0003 | 0000 |  | DM 0003 | 0000 | Stack pointer incremented | DM 0003 | 0000 |
| DM 0004 | 0000 |  | DM 0004 | 0000 |  | DM 0004 | 0000 |
| DM 0005 | 0000 |  | DM 0005 | 0000 |  | DM 0005 | 0000 |

Flags
ER: The offset or stack length in the control word is not BCD. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

During stack operation, the value of the stack pointer+1 exceeds the length of the stack.
EQ: ON when the content of $S$ is zero; otherwise OFF.

## 7-17-7 DATA COLLECT - COLL(81)

## Operand Data Areas

## Ladder Symbols

| $\operatorname{COLL}(81)$ |
| :---: | :---: |
| SBs |
| C |
| D |
| SBs |
| C |
| D |


| SBs: Source base word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |
| C: Control word (BCD) |
| IR, SR, AR, DM, HR, TC, LR, \# |
| D: Destination word |
| IR, SR, AR, DM, HR, TC, LR |

Limitations<br>\section*{Description}<br>\section*{Data Collection}

C must be BCD.
DM 6144 to DM 6655 cannot be used for D.
COLL(81) can be used for data collection, an FIFO stack operation, or an LIFO stack operation depending on the content of the control word, C.
When bits 12 to 15 of $\mathrm{C}=0$ to $7, \operatorname{COLL}(81)$ is used for data collection. The entire contents of $C$ specifies an offset, Of ( 0000 to 2047 in BCD).
When the execution condition is OFF, COLL(81) is not executed. When the execution condition is $\mathrm{ON}, \mathrm{COLL}(81)$ copies the content of $\mathrm{SBs}+\mathrm{Of}$ to D, i.e., Of is added to SBs to determine the source word.

Note 1. SBs and SBs+Of must be in the same data area.
2. IR 000 to IR 019 or IR 000 to IR 049 is treated as a different memory area from IR 200 to IR 255 for the source data area. The entire source data area must be within one or the other of these areas. An error will occur if words from both areas are included.

## Example

The following example shows how to use $\operatorname{COLL}(81)$ to copy the content of DM 0000+Of to LR 00. The content of 200 is \#0005, so the content of DM 0005 (DM $0000+5$ ) is copied to LR 00 when IR 00001 is ON.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00001 |  |
| 00001 | @DIST(80) |  |  |
|  |  | DM |  |
|  |  | 0000 |  |
|  |  | LR |  |



FIFO Stack Operation
When bits 12 to 15 of $\mathrm{C}=9, \mathrm{COLL}(81)$ can be used for an FIFO stack operation. The other 3 digits of $C$ specify the number of words in the stack ( 000 to 999 , in $B C D)$. The content of SBs is the stack pointer.

When the execution condition is $\mathrm{ON}, \operatorname{COLL}(81)$ shifts the contents of each word within the stack down by one address, finally shifting the data from $\mathrm{SBs}+1$ (the first value written to the stack) to the destination word (D). The content of the stack pointer (SBs) is then decremented by one.

Note $\operatorname{COLL}(81)$ will be executed every cycle unless the differentiated form (@COLL(81)) is used or $\operatorname{COLL}(81)$ is used with $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$.

## Example

The following example shows how to use COLL(81) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.
When IR 00000 goes from OFF to ON, COLL(81) shifts the contents of DM 0002 to DM 0005 down by one address, and shifts the data from DM 0001 to IR 001. The content of the stack pointer (DM 0000) is then decremented by one.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | $@ C O L L(81)$ |  |
|  |  | DM |
|  |  | 0000 |
|  |  | 216 |



## LIFO Stack Operation

When bits 12 to 15 of $\mathrm{C}=8, \operatorname{COLL}(81)$ can be used for an LIFO stack operation. The other 3 digits of $C$ specify the number of words in the stack ( 000 to 999 ). The content of SBs is the stack pointer.
When the execution condition is $\mathrm{ON}, \operatorname{COLL}(81)$ copies the data from the word indicated by the stack pointer (SBs+the content of SBs) to the destination word (D). The content of the stack pointer (SBs) is then decremented by one.

The stack pointer is the only word changed in the stack.
Note $\operatorname{COLL}(81)$ will be executed every cycle unless the differentiated form ( @ DIST(80)) is used or $\operatorname{DIST}(80)$ is used with $\operatorname{DIFU}(13)$ or $\operatorname{DIFD}(14)$.

## Example

The following example shows how to use COLL(81) to create a stack between DM 0001 and DM 0005. DM 0000 acts as the stack pointer.

When IR 00000 goes from OFF to ON, COLL(81) copies the content of DM 0005 (DM $0000+5$ ) to IR 001. The content of the stack pointer (DM 0000) is then decremented by one.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | $@ C O L L(81)$ |  |
|  |  | DM |
|  |  | 0000 |
|  |  | 216 |



Flags ER: The offset or stack length in the control word is not BCD.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

During stack operation, the value of the stack pointer exceeds the length of the stack; an attempt was made to write to a word beyond the end of the stack.

EQ: ON when the content of $S$ is zero; otherwise OFF.

## 7-17-8 MOVE BIT - MOVB(82)

Operand Data Areas

| Ladder Symbols |  | S: Source word |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, LR, \# |
| MOVB(82) | @MOVB(82) | Bi: Bit designator (BCD) |
| S | S | IR, SR, AR, DM, HR, TC, LR, \# |
| Bi | Bi | D: Destination word |
| D | D | IR, SR, AR, DM, HR, LR |

## Limitations

The rightmost two digits and the leftmost two digits of Bi must each be between 00 and 15.
DM 6144 to DM 6655 cannot be used for Bi or D.

## Description

When the execution condition is OFF, $\operatorname{MOVB}(82)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{MOVB}(82)$ copies the specified bit of $S$ to the specified bit in D . The bits in S and D are specified by Bi . The rightmost two digits of Bi designate the source bit; the leftmost two bits designate the destination bit.


Flags
ER: $\quad \mathrm{Bi}$ is not BCD , or it is specifying a non-existent bit (i.e., bit specification must be between 00 and 15).
Indirectly addressed DM word is non-existent. (Content of $* D M$ word is not BCD, or the DM area boundary has been exceeded.)

## 7-17-9 MOVE DIGIT - MOVD(83)

Operand Data Areas


Limitations

## Description

The rightmost three digits of Di must each be between 0 and 3 . DM 6144 to DM 6655 cannot be used for Di or D.

When the execution condition is OFF, MOVD(83) is not executed. When the execution condition is ON, MOVD(83) copies the content of the specified digit(s) in $S$ to the specified digit(s) in D. Up to four digits can be transferred at one time. The first digit to be copied, the number of digits to be copied, and the first digit to receive the copy are designated in Di as shown below. Digits from S will be copied to consecutive digits in $D$ starting from the designated first digit and continued for the designated number of digits. If the last digit is reached in either S or D , further digits are used starting back at digit 0.

Digit number: 3210


Digit Designator

Flags
ER: At least one of the rightmost three digits of Di is not between 0 and 3 . Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not $B C D$, or the $D M$ area boundary has been exceeded.)
The following show examples of the data movements for various values of Di.

Di: 0010


Di: 0031


Di: 0030


Di: 0023


## 7-18 Data Control Instructions

## 7-18-1 SCALING - SCL(66)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
| SCL (66) | @ SCL (66) | S: Source word |
|  |  | IR, SR, AR, DM, HR, TC, LR, \# |
| S | S | P1: First parameter word |
| P1 | P1 | IR, SR, AR, DM, HR, TC, LR |
| R | R | R: Result word |
|  |  | IR, SR, AR, DM, HR, LR |

Ladder Symbols


Limitations

## Description <br> Description

This instruction is available in the CPM2A/CPM2C/SRM1(-V2) only. $S$ must be BCD.
P1 through P1+3 must be in the same data area.
DM 6144 to DM 6655 cannot be used for P1 through P1+3 or R.
SCL(66) is used to linearly convert a 4-digit hexadecimal value to a 4-digit BCD value. Unlike $\operatorname{BCD}(24)$, which converts a 4 -digit hexadecimal value to its 4 -digit BCD equivalent ( $S_{\text {hex }} \rightarrow S_{B C D}$ ), SCL(66) can convert the hexadecimal value according to a specified linear relationship. The conversion line is defined by two points specified in the parameter words P 1 to $\mathrm{P} 1+3$.
When the execution condition is OFF, SCL(66) is not executed. When the execution condition is $\mathrm{ON}, \mathrm{SCL}(66)$ converts the 4 -digit hexadecimal value in S to the 4 -digit BCD value on the line defined by points ( $\mathrm{P} 1, \mathrm{P} 1+1$ ) and ( $\mathrm{P} 1+2, \mathrm{P} 1+3$ ) and places the results in R. The results is rounded off to the nearest integer. If the results is less than 0000, then 0000 is written to R , and if the result is greater than 9999, then 9999 is written to $R$.

The following table shows the functions and ranges of the parameter words:

| Parameter | Function | Range | Comments |
| :--- | :--- | :--- | :--- |
| P1 | BCD point \#1 $\left(A_{Y}\right)$ | 0000 to 9999 | --- |
| P1+1 | Hex. point \#1 $\left(A_{X}\right)$ | 0000 to FFFF | Do not set P1+1=P1+3. |
| P1+2 | BCD point \#2 $\left(B_{Y}\right)$ | 0000 to 9999 | --- |
| P1+3 | Hex. point \#2 $\left(B_{X}\right)$ | 0000 to FFFF | Do not set P1+3=P1+1. |

The following diagram shows the source word, $S$, converted to $D$ according to the line defined by points $\left(A_{Y}, A_{X}\right)$ and ( $B_{Y}, B_{X}$ ).


The results can be calculated by first converting all values to BCD and then using the following formula.

$$
\text { Results }=B_{Y}-\left[\left(B_{Y}-A_{Y}\right) /\left(B_{X}-A_{X}\right) \times\left(B_{X}-S\right)\right]
$$

## Flags

ER: $\quad$ The value in $\mathrm{P} 1+1$ equals that in $\mathrm{P} 1+3$.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

P1 and P1+3 are not in the same data area, or other setting error.
EQ: ON when the result, R , is 0000 .

## Example

When 00000 is turned ON in the following example, the BCD source data in DM 0100 (\#0100) is converted to hexadecimal according to the parameters in DM 0150 to DM 0153. The result (\#0512) is then written to DM 0200.


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | :--- |
| 00000 | LD |  | 00000 |
| 00001 | $@$ SCL(66) |  |  |
|  |  | DM | 0100 |
|  |  | DM | 0150 |
|  |  | DM | 0200 |


| DM 0150 | 0010 |
| :---: | :---: |
| DM 0151 | 0005 |
| DM 0152 | 0050 |
| DM 0153 | 0019 |



## 7-18-2 SIGNED BINARY TO BCD SCALING - SCL2(一)

Ladder Symbols

| SCL2(-) |
| :---: |
| S |
| P 1 |
| R |

Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| P1: First parameter word |
| :--- |
| IR, SR, AR, DM, HR, LR |

R: Result word
IR, SR, AR, DM, HR, LR

## Limitations

## Description

This instruction is available in the CPM2A/CPM2C only.
$S$ must be BCD.
P1 through P1+2 must be in the same data area.
DM 6144 to DM 6655 cannot be used for R.
SCL2(-) is used to linearly convert a 4-digit signed hexadecimal value to a 4-digit BCD value. Unlike $\operatorname{BCD}(24)$, which converts a 4 -digit hexadecimal value to its 4 -digit BCD equivalent ( $S_{\text {hex }} \rightarrow S_{B C D}$ ), SCL2(-) can convert the signed hexadecimal value according to a specified linear relationship. The conversion line is defined by the $x$-intercept and the slope of the line specified in the parameter words P1 to P1+2.
When the execution condition is OFF, SCL2(-) is not executed. When the execution condition is ON, SCL2(-) converts the 4-digit signed hexadecimal value in $S$ to the 4 -digit BCD value on the line defined by the $x$-intercept ( $\mathrm{P} 1,0$ ) and the slope ( $\mathrm{P} 1+2 \div \mathrm{P} 1+1$ ) and places the results in R . The result is rounded off to the nearest integer.
If the result is negative, then CY is set to 1 . If the result is less than -9999, then -9999 is written to R. If the result is greater than 9999, then 9999 is written to R. The following table shows the functions and ranges of the parameter words:

| Parameter | Function | Range |
| :--- | :--- | :--- |
| P1 | x-intercept (signed hex.) | 8000 to 7FFF (-32,768 to 32,767) |
| P1+1 | $\Delta \mathrm{X}$ (signed hex.) | 8000 to 7FFF (-32,768 to 32,767) |
| $\mathrm{P} 1+2$ | $\Delta \mathrm{Y}$ (BCD) | 0000 to 9999 |

The following diagram shows the source word, S, converted to R according to the line defined by the point $(\mathrm{P} 1,0)$ and slope $\Delta \mathrm{Y} / \Delta \mathrm{X}$.


The result can be calculated by first converting all signed hexadecimal values to $B C D$ and then using the following formula.

$$
R=\frac{\Delta Y}{\Delta X} \times(S-P 1)
$$

Flags

## Example



| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD |  | 05000 |
| 00001 | @SCL2(-) |  |  |
|  |  |  | 200 |
|  |  | DM | 0000 |
|  |  | LR | 00 |


| DM 0000 | FFFD |
| :--- | :--- |
| DM 0001 | 0003 |
| DM 0002 | 0002 |


$R=\frac{0002}{0003} \times($ FFE2 $-F F F D)$
$=\frac{2}{3} \times(-1 B)=-18$


CY flag is turned ON because the conversion result is negative.

## 7-18-3 BCD TO SIGNED BINARY SCALING - SCL3(一)

Ladder Symbols

| SCL3(-) |
| :---: |
| S |
| P 1 |
| R |


| @SCL3(-) |
| :---: |
| $S$ |
| $P 1$ |
| $R$ |

Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| P1: First parameter word |
| :---: |
| IR, SR, AR, DM, HR, LR |

R: Result word

## Limitations

This instruction is available in the CPM2A/CPM2C only.
$P 1+1$ must be $B C D$.
$P 1$ through $P 1+4$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for R.

## Description

## Flags

SCL3(-) is used to linearly convert a 4-digit 4-digit BCD value to 4-digit signed hexadecimal. SCL3(-) converts the BCD value according to a specified linear relationship. The conversion line is defined by the y-intercept and the slope of the line specified in the parameter words P1 to P1+2.
When the execution condition is OFF, SCL3(-) is not executed. When the execution condition is ON, SCL3(-) converts the 4-digit BCD value in S to the 4-digit signed hexadecimal value on the line defined by the $y$-intercept ( $0, \mathrm{P} 1$ ) and the slope ( $\mathrm{P} 1+2 \div \mathrm{P} 1+1$ ) and places the result in R . The result is rounded off to the nearest integer.
The content of $S$ can be 0000 to 9999 , but $S$ will be treated as a negative value if $C Y=1$, so the effective range of $S$ is actually -9999 to 9999. Be sure to set the desired sign in CY using STC(40) or CLC(41).
Parameter words P1 +3 and P1+4 define upper and lower limits for the result. If the result is greater than the upper limit in $\mathrm{P} 1+3$, then the upper limit is written to R. If the result is less than the lower limit in $\mathrm{P} 1+4$, then the lower limit is written to R.

Note The upper and lower limits for a 12-bit Analog Input Unit would be 07FF and F800.
The following table shows the functions and ranges of the parameter words:

| Parameter | Function | Range |
| :--- | :--- | :--- |
| P1 | x-intercept (signed hex.) | 8000 to 7FFF ( $-32,768$ to 32,767 ) |
| P1+1 | $\Delta \mathrm{X}$ (BCD) | 0001 to 9999 |
| P1+2 | $\Delta \mathrm{Y}$ (signed hex.) | 8000 to 7FFF ( $-32,768$ to 32,767) |
| P1+3 | Upper limit (signed hex.) | 8000 to 7FFF ( $-32,768$ to 32,767) |
| P1+4 | Lower limit (signed hex.) | 8000 to 7FFF ( $-32,768$ to 32,767) |

The following diagram shows the source word, S, converted to R according to the line defined by the point ( $0, \mathrm{P} 1$ ) and slope $\Delta \mathrm{Y} / \Delta \mathrm{X}$.


The result can be calculated by first converting all BCD values to signed binary and then using the following formula.

$$
R=\left(\frac{\Delta Y}{\Delta X} \times S\right)+P 1
$$

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
The content of $S$ is not BCD.
CY: $\quad \mathrm{CY}$ is not changed by SCL3(-). (CY shows the sign of $S$ before execution.)
EQ: ON when the result, $R$, is 0000 .

## Example

The status of 00101 determines the sign of the BCD source word in the following example. If 00101 is ON, then the source word is negative. When 00100 is turned ON, the BCD source data in LR 02 is converted to signed binary according to the parameters in DM 0000 to DM 0004. The result is then written to DM 0100. (In the second conversion, the signed binary equivalent of -1035 is less than the lower limit specified in DM 0004, so the lower limit is written to DM 0100.)


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 25313 |
| 00001 | CLC(41) |  |
| 00002 | LD | 00101 |
| 00101 | STC(40) |  |
| 00004 | LD | 00100 |
| 00005 | SCL3(-) |  |
|  |  | LR |
|  |  | DM |
|  |  | DM |



| DM 0000 | 0005 |
| :---: | :---: |
| DM 0001 | 0003 |
| DM 0002 | 0006 |
| DM 0003 | 07 FF |
| DM 0004 | F800 |



## 7-18-4 PID CONTROL - PID(一)

## Ladder Symbol



## Operand Data Areas

| IW: Input data word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| P1: First parameter word |
| :---: |
| IR, SR, DM, HR, LR |


| OW: Output data word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

This instruction is available in the CPM2A/CPM2C and SRM1(-V2) only.
DM 6144 to DM 6655 cannot be used for P1 or OW.
P1 to P1+32 must be in the same data area.

A total of 33 continuous words starting with P1 must be provided for PID(-) to operate correctly. Also, PID (-) may not operate dependably in any of the following situations: In interrupt programs, in subroutines, between IL(02) and ILC(03), between $\mathrm{JMP}(04)$ and $\mathrm{JME}(05)$, and in step programming (STEP(08)/SNXT(09)). Do not program PID(-) in these situations.

## Description

PID(-) performs PID control based on the parameters specified in P1 through P1+6.

When the execution condition OFF, PID(-) is not executed. When the execution condition is ON, PID(-) carries out PID control according to the designated parameters. It takes the specified input range of binary data from the contents of IW and carries out the PID action according to the parameters that are set. The result is then stored as the manipulated variable in OW.

The following table shows the function of the parameter words.

| Word | Bits | Parameter name | Function/Setting range |
| :---: | :---: | :---: | :---: |
| P1 | 00 to 15 | Set value (SV). | This is the target value for PID control. It can be set to any binary number with the number of bits set by the input range parameter. |
| P1+1 | 00 to 15 | Proportional band width. | This parameter specifies the proportional band width/input range ratio from $0.1 \%$ to $999.9 \%$. It must be BCD from 0001 to 9999. |
| P1+2 | 00 to 15 | Integral time (Tik)/ sampling period ( $\tau$ ) | Sets the strength of integral action. Increasing this value strengthens the integral action. It must be BCD from 0001 to 8191, or 9999. A setting of 9999 disables integral control. <br> Set the integral time divided by the sampling time. |
| P1+3 | 00 to 15 | Derivative time (Tdk)/sampling period ( $\tau$ ) | Sets the strength of derivative action. Increasing this value strengthens the derivative action. It must be BCD from 0001 to 8191, or 0000. <br> (A setting of 0000 disables derivative control.) <br> Set the derivative time divided by the sampling time. |
| P1+4 | 00 to 15 | Sampling period ( $\tau$ ) | Sets the interval between samplings of the input data. It must be BCD from 0001 to 1023 . The period will be from 0.1 to 102.3 s |
| P1+5 | 00 to 03 | Operation specifier | Sets reverse or normal operation. Set to 0 to specify reverse operation or 1 to specify normal operation. |
|  | 04 to 15 | Input filter coefficient ( $\alpha$ ) | Determines the strength of the input filter. The lower the coefficient, the weaker the filter. <br> This setting must be BCD from 100 to 199, or 000. A setting of 000 sets the default value (0.65) and a setting of 100 to 199 sets the coefficient from 0.00 to 0.99 . |
| P1+6 | 00 to 03 | Output range | Determines the number of bits of output data. This setting must be between 0 and 8 , which sets the output range between 8 and 16 bits. |
|  | 08 to 15 | Input range | Determines the number of bits of input data. This setting must be between 00 and 08, which sets the input range between 8 and 16 bits. |
| $\begin{aligned} & \mathrm{P} 1+7 \text { to } \\ & \mathrm{P} 1+32 \end{aligned}$ | 00 to 15 | Work area | Do not use. (Used by the system.) |

Changes made to the parameters will not be effective until the execution condition for PID (-) goes from OFF to ON.

Note Do not use PID(-) in the following situations; it may not be executed properly. In interrupt programs In subroutine programs In interlocked program sections (between IL and ILC) In jump program sections (between JMP and JME) In step ladder program section (created with STEP)

When the execution condition is ON, PID(-) performs the PID calculation on the input data when the sampling period has elapsed. The sampling period is the time that must pass before input data is read for processing.

The following diagram shows the relationship between the sampling period and PID processing. PID processing is performed only when the sampling period ( 100 ms in this case) has elapsed.


## PID CONTROL Action

## PID Control Method

## Execution Condition OFF

All data that has been set is retained. When the execution condition is OFF, the manipulated variable can be written to the output word (OW) to achieve manual control.

## Rising Edge of the Execution Condition

The work area is initialized based on the PID parameters that have been set and the PID control action is begin. Sudden and radical changes in the manipulated variable output are not made when starting action to avoid adverse affect on the controlled system (bumpless operation).
When PID parameters are changed, they first become valid when the execution condition changes from OFF to ON.

## Execution Condition ON

The PID action is executed at the intervals based on the sampling period, according to the PID parameters that have been set.

## Sampling Period and PID Execution Timing

The sampling period is the time interval to retrieve the measurement data for carrying out a PID action. PID(-), however, is executed according to CPU cycle, so there may be cases where the sampling period is exceeded. In such cases, the time interval until the next sampling is reduced.

PID control actions are executed by means of PID control with feed-forward control (two degrees of freedom).
When overshooting is prevented with simple PID control, stabilization of disturbances is slowed (1). If stabilization of disturbances is speeded up, on the other hand, overshooting occurs and response toward the target value is slowed (2). With feed-forward PID control, there is no overshooting, and response toward the target value and stabilization of disturbances can both be speeded up (3).

(2)


## Proportional Action (P)

Proportional action is an operation in which a proportional band is established with respect to the set value (SV), and within that band the manipulated variable (MV) is made proportional to the deviation. An example for reverse operation is shown in the following illustration
If the proportional action is used and the present value (PV) becomes smaller than the proportional band, the manipulated variable (MV) is $100 \%$ (i.e., the maximum value). Within the proportional band, the MV is made proportional to the deviation (the difference between from SV and PV) and gradually decreased until the SV and PV match (i.e., until the deviation is 0 ), at which time the MV will be $0 \%$ (i.e., the minimum value). The MV will also be $0 \%$ when the PV is larger than the SV.
The proportional band is expressed as a percentage of the total input range. The smaller the proportional band, the larger the proportional constant and the stronger the corrective action will be. With proportional action an offset (residual deviation) generally occurs, but the offset can be reduced by making the proportional band smaller. If it is made too small, however, hunting will occur.


## Integral Action (I)

Combining integral action with proportional action reduces the offset according to the time that has passed. The strength of the integral action is indicated by the integral time, which is the time required for the manipulated variable of the integral action to reach the same level as the manipulated variable of the proportional action with respect to the step deviation, as shown in the following illustration. The shorter the integral time, the stronger the correction by the integral action will be. If the integral time is too short, the correction will be too strong and will cause hunting to occur.

Integral Action


## Derivative Action (D)

Proportional action and integral action both make corrections with respect to the control results, so there is inevitably a response delay. Derivative action compensates for that drawback. In response to a sudden disturbance it delivers a large manipulated variable and rapidly restores the original status. A correction is executed with the manipulated variable made proportional to the incline (derivative coefficient) caused by the deviation.

The strength of the derivative action is indicated by the derivative time, which is the time required for the manipulated variable of the derivative action to reach the same level as the manipulated variable of the proportional action with respect to the step deviation, as shown in the following illustration. The longer the derivative time, the stronger the correction by the derivative action will be.


PD Action and Derivative Time


Td: Derivative time

## PID Action

PID action combines proportional action (P), integral action (I), and derivative action (D). It produces superior control results even for control objects with dead time. It employs proportional action to provide smooth control without hunting, integral action to automatically correct any offset, and derivative action to speed up the response to disturbances.


## Direction of Action

When using PID action, select either of the following two control directions. In either direction, the MV increases as the difference between the SV and the PV increases.

- Forward action: MV is increased when the PV is larger than the SV.
- Reverse action: MV is increased when the PV is smaller than the SV.


Adjusting PID Parameters

The general relationship between PID parameters and control status is shown below.

- When it is not a problem if a certain amount of time is required for stabilization (settlement time), but it is important not to cause overshooting, then enlarge the proportional band.

- When overshooting is not a problem but it is desirable to quickly stabilize control, then narrow the proportional band. If the proportional band is narrowed too much, however, then hunting may occur.

- When there is broad hunting, or when operation is tied up by overshooting and undershooting, it is probably because integral action is too strong. The hunting will be reduced if the integral time is increased or the proportional band is enlarged.

- If the period is short and hunting occurs, it may be that the control system response is quick and the derivative action is too strong. In that case, set the derivative action lower.

Control by measured PID
(when hunting occurs in a short period)

SV


Flags
ER: There is an error in the parameter settings.
The cycle time is more than twice as long as the sampling period, so PID(-) cannot be executed accurately. PID(-) will be executed in this case.

P1 and P1+32 are not in the same area or a parameter setting is not within the specified range.

Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: ON when PID processing is being performed. (OFF when the sampling period has not elapsed.)

## 7-19 Comparison Instructions

## 7-19-1 COMPARE - CMP(20)

## Ladder Symbols

| $\mathrm{CMP}(20)$ |
| :---: |
| $\mathrm{Cp1}$ |
| Cp 2 |

Operand Data Areas

| Cp1: First compare word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| Cp2: Second compare word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

## Limitations

Description

## Precautions

Flags

When comparing a value to the PV of a timer or counter, the value must be in BCD.
When the execution condition is OFF, $\operatorname{CMP}(20)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{CMP}(20)$ compares Cp 1 and Cp 2 and outputs the result to the GR, EQ, and LE flags in the SR area.
Placing other instructions between $\operatorname{CMP}(20)$ and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not $B C D$, or the DM area boundary has been exceeded.)
EQ: ON if Cp1 equals Cp2.
LE: $\quad \mathrm{ON}$ if Cp 1 is less than Cp 2 .
GR: $\quad \mathrm{ON}$ if Cp 1 is greater than Cp 2 .

| Flag | Address | C1 $<\mathbf{C 2}$ | C1 $=\mathbf{C 2}$ | $\mathbf{C 1}>\mathbf{C 2}$ |
| :--- | :--- | :--- | :--- | :--- |
| GR | 25505 | OFF | OFF | ON |
| EQ | 25506 | OFF | ON | OFF |
| LE | 25507 | ON | OFF | OFF |

## Example:

Saving CMP(20) Results

The following example shows how to save the comparison result immediately. If the content of HR 09 is greater than that of DM 0000, 20000 is turned ON; if the two contents are equal, 20001 is turned ON ; if content of HR 09 is less than that of DM 0000, 20002 is turned ON. In some applications, only one of the three OUTs would be necessary, making the use of TR 0 unnecessary. With this type of programming, 20000, 20001, and 20002 are changed only when $\operatorname{CMP}(20)$ is executed.


| Address | Instruction | Operands |  |
| :---: | :---: | :---: | ---: |
| 00005 | LD | TR | 0 |
| 00006 | AND |  | 25506 |
| 00007 | OUT |  | 20001 |
| 00008 | LD | TR | 0 |
| 00009 | AND |  | 25507 |
| 00010 | OUT |  | 20002 |

## 7-19-2 TABLE COMPARE - TCMP(85)

Operand Data Areas


| CD: Compare data |
| :---: |
| IR, SR, DM, HR, TC, LR, \# |


| TB: First comparison table word |
| :---: |
| IR, SR, DM, HR, TC, LR |


| R: Result word |
| :---: |
| IR, SR, DM, HR, TC, LR |

## Limitations

Description

Flags

DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, $\operatorname{TCMP}(85)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{TCMP}(85)$ compares CD to the content of $\mathrm{TB}, \mathrm{TB}+1$, $T B+2, \ldots$, and $T B+15$. If $C D$ is equal to the content of any of these words, the corresponding bit in $R$ is set, e.g., if the $C D$ equals the content of $T B$, bit 00 is turned ON , if it equals that of $\mathrm{TB}+1$, bit 01 is turned ON , etc. The rest of the bits in $R$ will be turned OFF.

ER: The comparison table (i.e., TB through TB+15) exceeds the data area. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

Example
The following example shows the comparisons made and the results provided for $\operatorname{TCMP}(85)$. Here, the comparison is made during each cycle when IR 00000 is ON .

| 00000 | TCMP(85) | Address | Instruction | Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| -1 |  | 00000 | LD |  | 00000 |
|  | HR 00 | 00001 | TCMP(85) |  |  |
|  | DM 0000 |  |  | HR | 00 |
|  | 216 |  |  | DM | 0000 |
|  |  |  |  |  | 216 |


| CD: HR 00 |  |
| :--- | :--- |
| HR 00 0210 |  |


| Upper lin |  | R: 216 |  |
| :---: | :---: | :---: | :---: |
| DM 0000 | 0100 | IR 21000 | 0 |
| DM 0001 | 0200 | IR 21001 | 0 |
| DM 0002 | 0210 | IR 21002 | 1 |
| DM 0003 | 0400 | IR 21003 | 0 |
| DM 0004 | 0500 | IR 21004 | 0 |
| DM 0005 | 0600 | IR 21005 | 0 |
| DM 0006 | 0210 | IR 21006 | 1 |
| DM 0007 | 0800 | IR 21007 | 0 |
| DM 0008 | 0900 | IR 21008 | 0 |
| DM 0009 | 1000 | IR 21009 | 0 |
| DM 0010 | 0210 | IR 21010 | 1 |
| DM 0011 | 1200 | IR 21011 | 0 |
| DM 0012 | 1300 | IR 21012 | 0 |
| DM 0013 | 1400 | IR 21013 | 0 |
| DM 0014 | 0210 | IR 21014 | 1 |
| DM 0015 | 1600 | IR 21015 | 0 |

## 7-19-3 BLOCK COMPARE - BCMP(68)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
|  |  | CD: Compare data |
| BCMP(68) | @ BCMP(68) | IR, SR, AR, DM, HR, TC, LR, \# |
|  |  | CB: First comparison block word |
| CD | CD | IR, SR, DM, HR, TC, LR |
| CB | CB | R: Result word |
| R | R | IR, SR, AR, DM, HR, TC, LR |

Note BCMP(68) is an expansion instruction for the SRM1(-V2). The function code 68 is the factory setting and can be changed for the SRM1(-V2) if desired.

Limitations
Each lower limit word in the comparison block must be less than or equal to the upper limit.
DM 6144 to DM 6655 cannot be used for $R$.

## Description

When the execution condition is OFF, $\operatorname{BCMP}(68)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{BCMP}(68)$ compares CD to the ranges defined by a block consisting of $\mathrm{CB}, \mathrm{CB}+1, \mathrm{CB}+2, \ldots, \mathrm{CB}+31$. Each range is defined by two words, the first one providing the lower limit and the second word providing the upper limit. If CD is found to be within any of these ranges (inclusive of the upper and lower limits), the corresponding bit in R is set. The comparisons that are made and the corresponding bit in $R$ that is set for each true comparison are shown below. The rest of the bits in $R$ will be turned OFF.

| $C B \leq C D \leq C B+1$ | Bit 00 |
| :--- | :--- |
| $C B+2 \leq C D \leq C B+3$ | Bit 01 |
| $C B+4 \leq C D \leq C B+5$ | Bit 02 |
| $C B+6 \leq C D \leq C B+7$ | Bit 03 |
| $C B+8 \leq C D \leq C B+9$ | Bit 04 |
| $C B+10 \leq C D \leq C B+11$ | Bit 05 |
| $C B+12 \leq C D \leq C B+13$ | Bit 06 |
| $C B+14 \leq C D \leq C B+15$ | Bit 07 |
| $C B+16 \leq C D \leq C B+17$ | Bit 08 |
| $C B+18 \leq C D \leq C B+19$ | Bit 09 |
| $C B+20 \leq C D \leq C B+21$ | Bit 10 |
| $C B+22 \leq C D \leq C B+23$ | Bit 11 |
| $C B+24 \leq C D \leq C B+25$ | Bit 12 |
| $C B+26 \leq C D \leq C B+27$ | Bit 13 |
| $C B+28 \leq C D \leq C B+29$ | Bit 14 |
| $C B+30 \leq C D \leq C B+31$ | Bit 15 |

Flags
ER: The comparison block (i.e., CB through CB+31) exceeds the data area. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

Example


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | ---: |
| 00000 | LD |  | 00000 |
| 00001 | BCMP(68) |  |  |
|  |  | HR | 00 |
|  |  | DM | 0010 |
|  |  | LR | 05 |

HR 00


Compare data in IR 001 (which contains 0210) with the given ranges.

The following example shows the comparisons made and the results provided for $\operatorname{BCMP}(68)$. Here, the comparison is made during each cycle when IR 00000 is ON .

| Lower limits |  |
| :---: | :---: |
| DM 0010 0000 <br> DM 0012 0101 <br> DM 0014 0201 <br> DM 0016 0301 <br> DM 0018 0401 <br> DM 0020 0501 <br> DM 0022 0601 <br> DM 0024 0701 <br> DM 0026 0801 <br> DM 0028 0901 <br> DM 0030 1001 <br> DM 0032 1101 <br> DM 0034 1201 <br> DM 0036 1301 <br> DM 0038 1401 <br> DM 0040 1501 |  |$.$|  |
| :--- |


| Upper limits |  |
| :---: | :---: |
| DM 0011 | 0100 |
| DM 0013 | 0200 |
| DM 0015 | 0300 |
| DM 0017 | 0400 |
| DM 0019 | 0500 |
| DM 0021 | 0600 |
| DM 0023 | 0700 |
| DM 0025 | 0800 |
| DM 0027 | 0900 |
| DM 0029 | 1000 |
| DM 0031 | 1100 |
| DM 0033 | 1200 |
| DM 0035 | 1300 |
| DM 0037 | 1400 |
| DM 0039 | 1500 |
| DM 0041 | 1600 |


| R:LR 05 |  |
| :---: | :---: |
| LR 0500 0 <br> LR 0501 0 <br> LR 0502 1 <br> LR 0503 0 <br> LR 0504 0 <br> LR 0505 0 <br> LR 0506 0 <br> LR 0507 0 <br> LR 0508 0 <br> LR 0509 0 <br> LR 0510 0 <br> LR 0511 0 <br> LR 0512 0 <br> LR 0513 0 <br> LR 0514 0 <br> LR 0515 0 |  |$>.$|  |
| :---: | :---: |

## 7-19-4 DOUBLE COMPARE - CMPL(60)

## Ladder Symbols



| Cp1: First word of first compare word pair |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| Cp2: First word of second compare word pair |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |

Note CMPL(60) is an expansion instruction for the SRM1(-V2). The function code 60 is the factory setting and can be changed for the SRM1(-V2) if desired.

Limitations

## Description

## Precautions

Cp1 and Cp1+1 must be in the same data area.
Cp 2 and $\mathrm{Cp} 2+1$ must be in the same data area.
Set the third operand to 000.
When the execution condition is $\operatorname{OFF}, \operatorname{CMPL}(60)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{CMPL}(60)$ joins the 4-digit hexadecimal content of $\mathrm{Cp1} 1+1$ with that of Cp 1 , and that of $\mathrm{Cp} 2+1$ with that of Cp 2 to create two 8 -digit hexadecimal numbers, $\mathrm{Cp}+1, \mathrm{Cp} 1$ and $\mathrm{Cp} 2+1, \mathrm{Cp} 2$. The two 8 -digit numbers are then compared and the result is output to the GR, EQ, and LE flags in the SR area.
Placing other instructions between $\operatorname{CMPL}(60)$ and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

Flags

Example:
Saving CMPL(60) Results

ER: Indirectly addressed DM word is non-existent. (Content of $* D M$ word is not BCD, or the DM area boundary has been exceeded.)
GR: $\quad \mathrm{ON}$ if $\mathrm{Cp} 1+1, \mathrm{Cp} 1$ is greater than $\mathrm{Cp} 2+1, \mathrm{Cp} 2$.
EQ: ON if Cp1+1,Cp1 equals $\mathrm{Cp} 2+1, \mathrm{Cp} 2$.
LE: $\quad O N$ if $\mathrm{Cp} 1+1, \mathrm{Cp} 1$ is less than $\mathrm{Cp} 2+1, \mathrm{Cp} 2$.
The following example shows how to save the comparison result immediately. If the content of HR 10, HR 09 is greater than that of DM 0001, DM 0000, then 20000 is turned ON; if the two contents are equal, 20001 is turned ON; if content of HR 10, HR 09 is less than that of DM 0001, DM 0000, then 20002 is turned ON. In some applications, only one of the three OUTs would be necessary, making the use of TR 0 unnecessary. With this type of programming, 20000, 20001, and 20002 are changed only when CMPL(60) is executed.


| Address | Instruction | Operands |  |
| :---: | :---: | :---: | :---: |
| 00000 | LD |  | 00000 |
| 00001 | OUT | TR | 0 |
| 00002 | CMPL(60) |  |  |
|  |  | HR | 09 |
|  |  | DM | 0000 |
| 00003 | AND |  | 25505 |
| 00004 | OUT |  | 20000 |
| 00005 | LD | TR | 0 |
| 00006 | AND |  | 25506 |
| 00007 | OUT |  | 20001 |
| 00008 | LD | TR | 0 |
| 00009 | AND |  | 25507 |
| 00010 | OUT |  | 20002 |

## 7-19-5 AREA RANGE COMPARE - ZCP(一)

Operand Data Areas
Ladder Symbol



UL: Upper limit of range
IR, SR, AR, DM, HR, TC, LR, \#

## Limitations

## Description

This instruction is available in the CPM2A/CPM2C/SRM1(-V2) only. LL must be less than or equal to UL.
When the execution condition is OFF, $\mathrm{ZCP}(-)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{ZCP}(-)$ compares CD to the range defined by lower limit LL and upper limit UL and outputs the result to the GR, EQ, and LE flags in the SR area. The resulting flag status is shown in the following table.

| Comparison result | Flag status |  |  |
| :--- | :--- | :--- | :--- |
|  | GR (SR 25505) | EQ (SR 25506) | LE (SR 25507) |
| $\mathrm{CD}<\mathrm{LL}$ | 0 | 0 | 1 |
| $\mathrm{LL} \leq \mathrm{CD} \leq \mathrm{UL}$ | 0 | 1 | 0 |
| $\mathrm{UL}<\mathrm{CD}$ | 1 | 0 | 0 |

## Precautions

Flags

## Example

Placing other instructions between $\mathrm{ZCP}(-)$ and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
LL is greater than UL.
EQ: $\quad \mathrm{ON}$ if $\mathrm{LL} \leq \mathrm{CD} \leq \mathrm{UL}$
LE: $\quad \mathrm{ON}$ if $\mathrm{CD}<\mathrm{LL}$.
GR: $\quad \mathrm{ON}$ if $\mathrm{CD}>\mathrm{UL}$.
In the following example, the content of IR 200 (\#6FA4) is compared to the range \#0010 to \#AB1F. Since \#0010 $\mathbf{~ \# ~ \# 6 F A 4 ~ \leq ~ \# A B 1 F , ~ t h e ~ E Q ~ f l a g ~ a n d ~ I R ~} 10101$ are turned ON.

| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | OUT | TR |  |
| 00002 | ZCP(-) | 0 |  |
|  |  |  |  |
|  |  | $\#$ |  |
|  |  | $\#$ |  |
| 00003 | AND | AB1F |  |


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00004 | OUT | 01000 |  |
| 00005 | LD | TR |  |
| 00006 | AND | 0 |  |
| 00007 | OUT | 25506 |  |
| 00008 | LD | TR |  |
| 00009 | AND | 01001 |  |
| 00010 | OUT | 0 |  |

## 7-19-6 DOUBLE AREA RANGE COMPARE - ZCPL(—)

Operand Data Areas

Ladder Symbol


| CD: Compare data |
| :---: |
| IR, SR, AR, DM, HR, LR |

LL: Lower limit of range
IR, SR, AR, DM, HR, LR
UL: Upper limit of range
IR, SR, AR, DM, HR, LR

## Limitations

## Description

## Precautions

## Flags

This instruction is available in the CPM2A/CPM2C only.
The 8 -digit value in $\mathrm{LL}+1, \mathrm{LL}$ must be less than or equal to $\mathrm{UL}+1, \mathrm{UL}$.
When the execution condition is OFF, ZCPL $(-)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{ZCPL}(-)$ compares the 8 -digit value in CD, CD+1 to the range defined by lower limit $\mathrm{LL}+1, \mathrm{LL}$ and upper limit $\mathrm{UL}+1, \mathrm{UL}$ and outputs the result to the GR, EQ, and LE flags in the SR area. The resulting flag status is shown in the following table.

| Comparison result | Flag status |  |  |
| :--- | :--- | :--- | :--- |
|  | GR <br> (SR 25505) | EQ <br> (SR 25506) | LE <br> (SR 25507) |
| $\mathrm{CD}, \mathrm{CD}+1<\mathrm{LL}+1, \mathrm{LL}$ | 0 | 0 | 1 |
| $\mathrm{LL}+1, \mathrm{LL} \leq \mathrm{CD}, \mathrm{CD}+1 \leq \mathrm{UL}+1, \mathrm{UL}$ | 0 | 1 | 0 |
| $\mathrm{UL}+1, \mathrm{UL}<\mathrm{CD}, \mathrm{CD}+1$ | 1 | 0 | 0 |

Placing other instructions between $\mathrm{ZCPL}(-)$ and the operation which accesses the EQ, LE, and GR flags may change the status of these flags. Be sure to access them before the desired status is changed.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
$\mathrm{LL}+1, \mathrm{LL}$ is greater than $\mathrm{UL}+1, \mathrm{UL}$.
EQ: $\quad \mathrm{ON}$ if $\mathrm{LL}+1, \mathrm{LL} \leq \mathrm{CD}, \mathrm{CD}+1 \leq \mathrm{UL}+1, \mathrm{UL}$
LE: $\quad \mathrm{ON}$ if $\mathrm{CD}, \mathrm{CD}+1<\mathrm{LL}+1, \mathrm{LL}$.
GR: $\quad \mathrm{ON}$ if $\mathrm{CD}, \mathrm{CD}+1>\mathrm{UL}+1, \mathrm{UL}$.

## 7-20 Conversion Instructions

## 7-20-1 BCD-TO-BINARY - BIN(23)

Ladder Symbols


Operand Data Areas

| S: Source word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| R: Result word |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for $R$.
When the execution condition is OFF, $\operatorname{BIN}(23)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{BIN}(23)$ converts the BCD content of S into the numerically equivalent binary bits, and outputs the binary value to R. Only the content of R is changed; the content of $S$ is left unchanged.

$\mathrm{BIN}(23)$ can be used to convert BCD to binary so that displays on the Programming Console or any other programming device will appear in hexadecimal rather than decimal. It can also be used to convert to binary to perform binary arithmetic operations rather than BCD arithmetic operations, e.g., when BCD and binary values must be added.

## Flags

ER: The content of $S$ is not BCD.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

EQ: ON when the result is zero.

## 7-20-2 BINARY-TO-BCD - BCD(24)

## Ladder Symbols



Operand Data Areas

| S: Source word (binary) |
| :---: |
| IR, SR, AR, DM, HR, LR |


| R: Result word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

Flags
ER: Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is zero.

## 7-20-3 DOUBLE BCD-TO-DOUBLE BINARY - BINL(58)

## Ladder Symbols




Operand Data Areas

| S: First source word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |
| R: First result word |
| IR, SR, AR, DM, HR, LR |

## Limitations

This instruction is available in the CPM2A/CPM2C only. DM 6144 to DM 6655 cannot be used for R.

## Description

When the execution condition is OFF, $\mathrm{BINL}(58)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{BINL}(58)$ converts an eight-digit number in S and $\mathrm{S}+1$ into 32 -bit binary data, and outputs the converted data to R and $\mathrm{R}+1$.


Flags
ER: The contents of $S$ and/or $\mathrm{S}+1$ words are not BCD. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is zero.

## 7-20-4 DOUBLE BINARY-TO-DOUBLE BCD - BCDL(59)



Operand Data Areas

| S: First source word (binary) |
| :---: |
| IR, SR, AR, DM, HR, LR |
| R: First result word |
| IR, SR, AR, DM, HR, LR |

## Limitations

Description

This instruction is available in the CPM2A/CPM2C only.
If the content of $S$ exceeds 05F5E0FF, the converted result would exceed 99999999 and BCDL(59) will not be executed. When the instruction is not executed, the content of R and $\mathrm{R}+1$ remain unchanged.
DM 6144 to DM 6655 cannot be used for R.
$\operatorname{BCDL}(59)$ converts the 32 -bit binary content of $S$ and $\mathrm{S}+1$ into eight digits of $B C D$ data, and outputs the converted data to $R$ and $\mathrm{R}+1$.


Flags
ER: Content of R and $\mathrm{R}+1$ exceeds 99999999.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is zero.

## 7-20-5 4-TO-16 DECODER - MLPX(76)

Operand Data Areas

| Ladder Symbols |  | S: Source word |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, TC, LR |
| MLPX(76) | @MLPX(76) | Di: Digit designator |
| S | S | IR, SR, AR, DM, HR, TC, LR, \# |
| Di | Di | R: First result word |
| R | R | IR, SR, AR, DM, HR, LR |

Limitations

## Description

## Digit Designator

The rightmost two digits of Di must each be between 0 and 3 .
All result words must be in the same data area.
DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, $\operatorname{MLPX}(76)$ is not executed. When the execution condition is $\operatorname{ON}, \operatorname{MLPX}(76)$ converts up to four, four-bit hexadecimal digits from $S$ into decimal values from 0 to 15 , each of which is used to indicate a bit position. The bit whose number corresponds to each converted value is then turned ON in a result word. If more than one digit is specified, then one bit will be turned ON in each of consecutive words beginning with R. (See examples, below.)
The following is an example of a one-digit decode operation from digit number 1 of S, i.e., here Di would be 0001.


The first digit and the number of digits to be converted are designated in Di. If more digits are designated than remain in S (counting from the designated first digit), the remaining digits will be taken starting back at the beginning of S . The final word required to store the converted result ( R plus the number of digits to be converted) must be in the same data area as R, e.g., if two digits are converted, the last word address in a data area cannot be designated; if three digits are converted, the last two words in a data area cannot be designated.
The digits of Di are set as shown below.
Digit number:

Some example Di values and the digit-to-word conversions that they produce are shown below.


Flags

Example

ER: Undefined digit designator, or R plus number of digits exceeds a data area.

Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD or the DM area boundary has been exceeded.)

The following program converts digits 1 to 3 of data from DM 0020 to bit positions and turns ON the corresponding bits in three consecutive words starting with HR 10. Digit 0 is not converted.


| Address | Instruction | Operands |  |
| :---: | :--- | :--- | ---: |
| 00000 | LD | 00000 |  |
| 00001 | MLPX(76) |  |  |
|  |  | DM | 0020 |
|  |  | \# | 0021 |
|  |  | HR | 10 |



## 7-20-6 16-TO-4 ENCODER - DMPX(77)

# Operand Data Areas 

| Ladder Symbols |  |
| :---: | :---: |
| $\mathrm{DMPX}(77)$ <br> SB <br> R <br> Di <br> SB <br> Di |  |


| SB: First source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| R: Result word |
| :---: |
| IR, SR, AR, DM, HR, LR |


| Di: Digit designator |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

## Limitations

## Description

Digit Designator

The rightmost two digits of Di must each be between 0 and 3 .
All source words must be in the same data area.
DM 6144 to DM 6655 cannot be used for SB, R, or Di.
When the execution condition is OFF, $\operatorname{DMPX}(77)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{DMPX}(77)$ determines the position of the highest ON bit in S, encodes it into single-digit hexadecimal value corresponding to the bit number of the highest ON bit number, then transfers the hexadecimal value to the specified digit in R . The digits to receive the results are specified in Di, which also specifies the number of digits to be encoded.
The following is an example of a one-digit encode operation to digit number 1 of R, i.e., here Di would be 0001.


Up to four digits from four consecutive source words starting with S may be encoded and the digits written to $R$ in order from the designated first digit. If more digits are designated than remain in R (counting from the designated first digit), the remaining digits will be placed at digits starting back at the beginning of $R$.
The final word to be converted (S plus the number of digits to be converted) must be in the same data area as SB.

The digits of Di are set as shown below.

Digit numbers: 3210


[^0]Not used.

Some example Di values and the word-to-digit conversions that they produce are shown below.

Di: 0011


Di: 0013


Di: 0030


Di: 0032


Flags

Example

ER: Undefined digit designator, or $S$ plus number of digits exceeds a data area.

Content of a source word is zero.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

When 00000 is ON, the following diagram encodes IR words 200 and 201 to the first two digits of HR 10 and then encodes LR 10 and 11 to the last two digits of HR 10. Although the status of each source word bit is not shown, it is assumed that the bit with status $1(\mathrm{ON})$ shown is the highest bit that is ON in the word.


## 7-20-7 7-SEGMENT DECODER - SDEC(78)

Operand Data Areas

| Ladder Symbols |  | S: Source word (binary) |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, TC, LR |
| SDEC(78) | @SDEC(78) | Di: Digit designator |
| S | S | IR, SR, AR, DM, HR, TC, LR, \# |
| Di | Di | D: First destination word |
| D | D | IR, SR, AR, DM, HR, LR |

Limitations

Description

## Digit Designator

Di must be within the values given below.
All destination words must be in the same data area.
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, $\operatorname{SDEC}(78)$ is not executed. When the execution condition is ON, SDEC(78) converts the designated digit(s) of S into the equivalent 8 -bit, 7 -segment display code and places it into the destination word(s) beginning with D .
Any or all of the digits in $S$ may be converted in sequence from the designated first digit. The first digit, the number of digits to be converted, and the half of $D$ to receive the first 7 -segment display code (rightmost or leftmost 8 bits) are designated in Di. If multiple digits are designated, they will be placed in order starting from the designated half of D , each requiring two digits. If more digits are designated than remain in $S$ (counting from the designated first digit), further digits will be used starting back at the beginning of $S$.
The digits of Di are set as shown below.


Some example Di values and the 4-bit binary to 7 -segment display conversions that they produce are shown below.


Di: 0130


Example
The following example shows the data to produce an 8 . The lower case letters show which bits correspond to which segments of the 7 -segment display. The table underneath shows the original data and converted code for all hexadecimal digits.

d

| Original data |  |  |  |  | Converted code (segments) |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digit |  |  |  |  | - | g | f | e | d | c | b | a |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 3 |
| 4 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 4 |
| 5 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 5 |
| 6 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 6 |
| 7 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 7 |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 8 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 9 |
| A | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 月 |
| B | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $b$ |
| C | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | [ |
| D | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | d |
| E | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | E |
| F | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | F |

## Flags

ER: Incorrect digit designator, or data area for destination exceeded.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-20-8 ASCII CONVERT - ASC(86)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
|  |  | S: Source word |
| ASC(86) | @ASC(86) | IR, SR, AR, DM, HR, TC, LR |
|  |  | Di: Digit designator |
| S | S | IR, SR, AR, DM, HR, TC, LR, \# |
| Di | Di | D: First destination word |
| D | D | IR, SR, AR, DM, HR, LR |

## Limitations

Description

Digit Designator

Di must be within the values given below.
All destination words must be in the same data area.
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, ASC(86) is not executed. When the execution condition is $\mathrm{ON}, \operatorname{ASC}(86)$ converts the designated digit(s) of S into the equivalent 8 -bit ASCII code and places it into the destination word(s) beginning with D.
Any or all of the digits in $S$ may be converted in order from the designated first digit. The first digit, the number of digits to be converted, and the half of D to receive the first ASCII code (rightmost or leftmost 8 bits) are designated in Di. If multiple digits are designated, they will be placed in order starting from the designated half of $D$, each requiring two digits. If more digits are designated than remain in $S$ (counting from the designated first digit), further digits will be used starting back at the beginning of $S$.

Note Refer to Appendix $G$ for a table of ASCII characters.

The digits of Di are set as shown below.


Some examples of Di values and the 4-bit binary to 8-bit ASCII conversions that they produce are shown below.


Di: 0030


Di: 0130


## Parity

## Flags

The leftmost bit of each ASCII character (2 digits) can be automatically adjusted for either even or odd parity. If no parity is designated, the leftmost bit will always be zero.
When even parity is designated, the leftmost bit will be adjusted so that the total number of ON bits is even, e.g., when adjusted for even parity, ASCII "31" (00110001) will be "B1" (10110001: parity bit turned ON to create an even number of ON bits); ASCII " 36 " (00110110) will be " 36 " (00110110: parity bit turned OFF because the number of ON bits is already even). The status of the parity bit does not affect the meaning of the ASCII code.
When odd parity is designated, the leftmost bit of each ASCII character will be adjusted so that there is an odd number of ON bits.

ER: Incorrect digit designator, or data area for destination exceeded.
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)

## 7-20-9 ASCII-TO-HEXADECIMAL - HEX(一)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
|  |  | S: First source word |
| HEX(-) | @HEX(-) | IR, SR, AR, DM, HR, TC, LR, \# |
|  |  | Di: Digit designator |
| S | S | IR, SR, AR, DM, HR, TC, LR, \# |
| Di | Di | D: Destination word |
| D | D | IR, SR, AR, DM, HR, LR |

## Limitations

## Description

Digit Designator

This instruction is available in the CPM2A/CPM2C/SRM1(-V2) only.
Di must be within the values given below.
All source words must be in the same data area.
Bytes in the source words must contain the ASCII code equivalent of hexadecimal values, i.e., 30 to 39 ( 0 to 9 ) or 41 to 46 (A to F).
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, $\operatorname{HEX}(-)$ is not executed. When the execution condition is ON, HEX(-) converts the designated byte(s) of ASCII code from the source word(s) into the hexadecimal equivalent and places it into D.

Up to 4 ASCII codes may be converted beginning with the designated first byte of $S$. The converted hexadecimal values are then placed in D in order from the designated digit. The first byte (rightmost or leftmost 8 bits), the number of bytes to be converted, and the digit of $D$ to receive the first hexadecimal value are designated in Di. If multiple bytes are designated, they will be converted in order starting from the designated half of $S$ and continuing to $S+1$ and $S+2$, if necessary.
If more digits are designated than remain in D (counting from the designated first digit), further digits will be used starting back at the beginning of $D$. Digits in $D$ that do not receive converted data will not be changed.

The digits of Di are set as shown below.

Some examples of Di values and the 8-bit ASCII to 4-bit hexadecimal conversions that they produce are shown below.

Di: 0011


Di: 0023


Di: 0030


Di: 0133


## ASCII Code Table

## Parity

The following table shows the ASCII codes before conversion and the hexadecimal values after conversion. Refer to Appendix $G$ for a table of ASCII characters.

| Original data |  |  |  |  |  |  |  |  | Converted data |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCII Code | Bit status (See note.) |  |  |  |  |  |  |  | Digit |  |  |  |  |
| 30 | * | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 31 | * | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 32 | * | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 2 | 0 | 0 | 1 | 0 |
| 33 | * | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 3 | 0 | 0 | 1 | 1 |
| 34 | * | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 4 | 0 | 1 | 0 | 0 |
| 35 | * | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 5 | 0 | 1 | 0 | 1 |
| 36 | * | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 6 | 0 | 1 | 1 | 0 |
| 37 | * | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 7 | 0 | 1 | 1 | 1 |
| 38 | * | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 8 | 1 | 0 | 0 | 0 |
| 39 | * | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 9 | 1 | 0 | 0 | 1 |
| 41 | * | 1 | 0 | 1 | 0 | 0 | 0 | 1 | A | 1 | 0 | 1 | 0 |
| 42 | * | 1 | 0 | 1 | 0 | 0 | 1 | 0 | B | 1 | 0 | 1 | 1 |
| 43 | * | 1 | 0 | 1 | 0 | 0 | 1 | 1 | C | 1 | 1 | 0 | 0 |
| 44 | * | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D | 1 | 1 | 0 | 1 |
| 45 | * | 1 | 0 | 1 | 0 | 1 | 0 | 1 | E | 1 | 1 | 1 | 0 |
| 46 | * | 1 | 0 | 1 | 0 | 1 | 1 | 0 | F | 1 | 1 | 1 | 1 |

Note The leftmost bit of each ASCII code is adjusted for parity.
The leftmost bit of each ASCII character (2 digits) is automatically adjusted for either even or odd parity.
With no parity, the leftmost bit should always be zero. With odd or even parity, the leftmost bit of each ASCII character should be adjusted so that there is an odd or even number of ON bits.
If the parity of the ASCII code in S does not agree with the parity specified in Di, the ER Flag (SR 25503) will be turned ON and the instruction will not be executed.

Flags
ER: Incorrect digit designator, or data area for destination exceeded.
The source words do not contain ASCII data that can be converted to hexadecimal, i.e., values ranging from 0 to 9 or $A$ to $F$.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

## Example



| Address | Instruction | Operands |  |
| :--- | :--- | :--- | ---: |
| 00000 | LD |  | 00000 |
| 00001 | $@ \mathrm{HEX}(-)$ |  |  |
|  |  | LR | 10 |
|  |  | HR | 10 |
|  |  |  | 200 |

HR 10 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- |



## 7-20-10 HOURS-TO-SECONDS - SEC(一)

## Ladder Symbols

| $\operatorname{SEC}(-)$ |
| :---: |
| $S$ |
| $R$ |
| 000 |



Operand Data Areas


| R: Beginning result word (BCD) |
| :---: |
| $\mathrm{IR}, \mathrm{SR}, \mathrm{AR}, \mathrm{DM}, \mathrm{HR}, \mathrm{TC}, \mathrm{LR}$ |


| 000: No function |
| :---: |
| 000 |

Limitations

## Description

Flags

This instruction is available in the CPM2A/CPM2C only.
$S$ and $\mathrm{S}+1$ must be within the same data area. R and $\mathrm{R}+1$ must be within the same data area. $S$ and $S+1$ must be BCD and must be in the proper hours/minutes/seconds format.
DM 6144 to DM 6655 cannot be used for R.
SEC(-) is used to convert time notation in hours/minutes/seconds to an equivalent in just seconds.
For the source data, the seconds are designated in bits 00 through 07 and the minutes are designated in bits 08 through 15 of S . The hours are designated in $\mathrm{S}+1$. The maximum is thus 9,999 hours, 59 minutes, and 59 seconds.
The result is output to R and $\mathrm{R}+1$. The maximum obtainable value is $35,999,999$ seconds.

ER: $\quad S$ and $S+1$ or $R$ and $R+1$ are not in the same data area.
$S$ and/or $\mathrm{S}+1$ do not contain $B C D$.

Number of seconds and/or minutes exceeds 59.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is zero.

## Example

When 00000 is OFF (i.e., when the execution condition is ON), the following instruction would convert the hours, minutes, and seconds given in HR 12 and HR 13 to seconds and store the results in DM 0100 and DM 0101 as shown.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD NOT | 00000 |  |
| 00001 | SEC(-) |  |  |
|  |  | HR |  |
|  |  | DM |  |
|  |  | 0100 |  |

## 7-20-11 SECONDS-TO-HOURS - HMS(一)

## Ladder Symbols



Operand Data Areas

| S: Beginning source word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| R: Beginning result word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |
| $\mathbf{0 0 0}$ : No function |
| 000 |

## Limitations

## Description

Flags
ER: $\quad \mathrm{S}$ and $\mathrm{S}+1$ or R and $\mathrm{R}+1$ are not in the same data area.
$S$ and/or $\mathrm{S}+1$ do not contain BCD or exceed $36,000,000$ seconds.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is zero.

## Example

When 00000 is OFF (i.e., when the execution condition is ON), the following instruction would convert the seconds given in HR 12 and HR 13 to hours, minutes, and seconds and store the results in DM 0100 and DM 0101 as shown.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD NOT | 00000 |  |
| 00001 | HMS(-) |  |  |
|  |  | HR |  |
|  |  | DM |  |
|  |  | 0100 |  |

## 7-20-12 2'S COMPLEMENT - NEG(一)

Ladder Symbols


Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| R: Result word |
| :---: |
| IR, SR, AR, DM, HR, LR |
| $\mathbf{0 0 0}$ |
| Not used. Set to 000. |

## Limitations

Description

This instruction is available in the CPM2A/CPM2C/SRM1(-V2) only.
DM 6144 to DM 6655 cannot be used for R.
Converts the four-digit hexadecimal content of the source word (S) to its 2's complement and outputs the result to the result word (R). This operation is effectively the same as subtracting $S$ from 0000 and outputting the result to $R$; it will calculate the absolute value of negative signed binary data.
If the content of $S$ is 0000 , the content of $R$ will also be 0000 after execution and EQ (SR 25506) will be turned on.
If the content of $S$ is 8000 , the content of $R$ will also be 8000 after execution and UF (SR 25405) will be turned on.

Note Refer to 2-16 Calculating with Signed Binary Data for more details.

## Flags

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the content of $R$ is zero after execution; otherwise OFF.
UF: ON when the content of $S$ is 8000; otherwise OFF.
$N: \quad O N$ when bit 15 of $R$ is $O N$; otherwise OFF.

## Example

The following example shows how to use NEG(-) to find the 2's complement of the content of DM 0005 and output the result to IR 105.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00100 |
| 00001 | NEG(-) |  |
|  |  | DM |
|  |  | 0005 |
|  |  | 105 |



## 7-21 BCD Calculation Instructions

## 7-21-1 SET CARRY - STC(40)

## Ladder Symbols



When the execution condition is OFF, $\operatorname{STC}(40)$ is not executed. When the execution condition is ON, STC(40) turns ON CY (SR 25504).

Note Refer to Appendix B Error and Arithmetic Flag Operation for a table listing the instructions that affect CY .

## 7-21-2 CLEAR CARRY - CLC(41)

## Ladder Symbols



When the execution condition is OFF, CLC(41) is not executed. When the execution condition is ON, CLC(41) turns OFF CY (SR 25504).
CLEAR CARRY is used to reset (turn OFF) CY (SR 25504) to " 0. ."
Note Refer to Appendix B Error and Arithmetic Flag Operation for a table listing the instructions that affect CY .

## 7-21-3 BCD ADD - ADD(30)



| Limitations | DM 6144 to DM 6655 cannot be used for R. |
| :--- | :--- |
| Description | When the execution condition is OFF, ADD $(30)$ is not executed. When the <br> execution condition is ON, ADD( 30$)$ adds the contents of Au, Ad, and CY, and <br> places the result in R. CY will be set if the result is greater than 9999. |

$$
\mathrm{Au}+\mathrm{Ad}+\mathrm{CY} \rightarrow \mathrm{CY} \quad \mathrm{R}
$$

Flags
ER: Au and/or Ad is not BCD.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: ON when there is a carry in the result.
EQ: ON when the result is 0 .

Example
If 00002 is ON , the program represented by the following diagram clears CY with CLC(41), adds the content of IR 200 to a constant (6103), places the result in DM 0100 , and then moves either all zeros or 0001 into DM 0101 depending on the status of CY (25504). This ensures that any carry from the last digit is preserved in $\mathrm{R}+1$ so that the entire result can be later handled as eight-digit data.


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | ---: |
| 00000 | LD | 00002 |  |
| 00001 | OUT | TR | 0 |
| 00002 | CLC(41) |  |  |
| 00003 | ADD(30) |  | 200 |
|  |  |  | 6103 |
|  |  | $\#$ | 0100 |
|  |  | DM | 25504 |
| 00004 | AND |  |  |
| 00005 | MOV(21) |  | 0001 |
|  |  | $\#$ | 0101 |
|  |  | DM | 0 |
| 00006 | LD | TR | 25504 |
| 00007 | AND NOT |  |  |
| 00008 | MOV(21) |  | 0000 |
|  |  | $\#$ | 0101 |
|  |  | DM |  |

Although two $\operatorname{ADD}(30)$ can be used together to perform eight-digit BCD addition, ADDL(54) is designed specifically for this purpose.

## 7-21-4 BCD SUBTRACT - SUB(31)

| Ladder Symbols |  | Mi: Minuend word (BCD) |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, TC, LR, \# |
| SUB(31) | @SUB(31) | Su: Subtrahend word (BCD) |
| Mi | Mi | IR, SR, AR, DM, HR, TC, LR, \# |
| Su | Su | R: Result word |
| R | R | IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for R .
When the execution condition is OFF, $\operatorname{SUB}(31)$ is not executed. When the execution condition is ON, SUB(31) subtracts the contents of Su and CY from Mi , and places the result in R . If the result is negative, CY is set and the 10 's complement of the actual result is placed in R. To convert the 10's complement to the true result, subtract the content of R from zero (see example below).

$$
\mathrm{Mi}-\mathrm{Su}-\mathrm{CY} \rightarrow \mathrm{CY} \quad \mathrm{R}
$$

ER: $\quad \mathrm{Mi}$ and/or Su is not BCD.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: ON when the result is negative, i.e., when Mi is less than Su plus CY.
EQ: ON when the result is 0 .

## Example

When 00002 is ON, the following ladder program clears CY , subtracts the contents of DM 0100 and CY from the content of 201 and places the result in HR 10. If CY is set by executing $\operatorname{SUB}(31)$, the result in HR 10 is subtracted from zero (note that CLC(41) is again required to obtain an accurate result), the result is placed back in HR 10, and HR 1100 is turned ON to indicate a negative result. If CY is not set by executing $\operatorname{SUB}(31)$, the result is positive, the second subtraction is not performed, and HR 1100 is not turned ON. HR 1100 is programmed as a self-maintaining bit so that a change in the status of CY will not turn it OFF when the program is rescanned.
In this example, differentiated forms of $\operatorname{SUB}(31)$ are used so that the subtraction operation is performed only once each time 00002 is turned ON. When another subtraction operation is to be performed, 00002 will need to be turned OFF for at least one cycle (resetting HR 1100) and then turned back ON.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | ---: |
| 00000 | LD | 00002 |  |
| 00001 | OUT | TR | 0 |
| 00002 | CLC(41) |  |  |
| 00003 | @SUB(31) |  | 201 |
|  |  |  | 0100 |
|  |  | DM | 10 |
|  |  | HR | 25504 |
| 00004 | AND |  |  |
| 00005 | CLC(41) |  | 10 |
| 00006 | $@$ @UB(31) |  | 10 |
|  |  | $\#$ | 0000 |
|  |  | HR | 10 |
|  |  | HR | 1100 |
| 00007 | LD | TR | $0 .-$ |
| 00008 | LD |  | 25504 |
| 00009 | OR | HR | 1100 |
| 00010 | AND LD |  | 1100 |
| 00011 | OUT | HR |  |

The first and second subtractions for this diagram are shown below using example data for 201 and DM 0100.

Note The actual SUB(31) operation involves subtracting Su and CY from 10,000 plus Mi . For positive results the leftmost digit is truncated. For negative results the 10s complement is obtained. The procedure for establishing the correct answer is given below.

| First Subtraction |  |  |
| :--- | :--- | :--- |
| IR 201 | 1029 |  |
| DM 0100 | -3452 |  |
| CY | -0 |  |
| HR 10 | 7577 | $(1029+(10000-3452))$ |
| CY | 1 | (negative result) |
| Second Subtraction |  |  |
|  | 0000 |  |
| HR 10 | -7577 |  |
| CY | -0 |  |
| HR 10 | 2423 | (0000 + (10000 -7577$))$ |
| CY | 1 | (negative result) |

In the above case, the program would turn ON HR 1100 to indicate that the value held in HR 10 is negative.

## 7-21-5 BCD MULTIPLY - MUL(32)

## Ladder Symbols

| $\operatorname{MUL}(32)$ |
| :---: |
| Md |
| Mr |
| R |


| $@ \operatorname{MUL}(32)$ |
| :---: | :---: |
| Md |
| Mr |
| R |


| Md: Multiplicand (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| Mr: Multiplier (BCD) |
| IR, SR, AR, DM, HR, TC, LR, \# |
| R: First result word |
| IR, SR, AR, DM, HR LR |

Limitations
DM 6144 to DM 6655 cannot be used for R.

## Description

## Example

When the execution condition is $\operatorname{OFF}, \operatorname{MUL}(32)$ is not executed. When the execution condition is ON, MUL(32) multiplies Md by the content of Mr, and places the result $\ln \mathrm{R}$ and $\mathrm{R}+1$.


When IR 00000 is ON with the following program, the contents of IR 013 and DM 0005 are multiplied and the result is placed in HR 07 and HR 08. Example data and calculations are shown below the program.


| Md: IR 013 |  |  |  |
| ---: | ---: | ---: | ---: |
| 3 | 3 | 5 | 6 |

\[

\]

X

| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | MUL(32) |  |  |
|  |  | 013 |  |
|  |  | DM |  |

Flags
ER: $\quad \mathrm{Md}$ and/or Mr is not BCD .
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

CY: ON when there is a carry in the result.
EQ: ON when the result is 0 .

## 7-21-6 BCD DIVIDE - DIV(33)

Operand Data Areas

| Ladder Symbol |
| :---: |
| $\operatorname{DIV}(33)$ |
| Dd |
| Dr |
| R |


| Dd: Dividend word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| Dr: Divisor word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| R: First result word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Description

When the execution condition is OFF, $\operatorname{DIV}(33)$ is not executed and the program moves to the next instruction. When the execution condition is ON, Dd is divided by Dr and the result is placed in $R$ and $R+1$ : the quotient in $R$ and the remainder in $R+1$.


ER: $\quad \mathrm{Dd}$ or Dr is not in BCD.
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)

EQ: $\quad$ ON when the result is 0 .

When IR 00000 is ON with the following program, the content of IR 216 is divided by the content of HR 09 and the result is placed in DM 0017 and DM 0018. Example data and calculations are shown below the program.

| R: DM 0017 |  |  |  | R + 1: DM 0018 |  |  |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 1 | 1 | 5 | 0 | 0 | 0 | 0 |


| Dd: HR 09 |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 3 |


| Dd: IR 216 |  |  |  |
| :--- | :--- | :--- | :--- |
| 3 | 4 | 5 | 2 |

## 7-21-7 DOUBLE BCD ADD - ADDL(54)

| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | DIV(33) |  |  |
|  |  | 216 |  |
|  |  | HR |  |

Operand Data Areas

## Ladder Symbols

| ADDL(54) | @ADDL(54) |
| :---: | :---: |
| Au | Au |
| Ad | Ad |
| R | R |


| Au: First augend word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| Ad: First addend word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |

R: First result word
IR, SR, AR, DM, HR, LR

## Description

When the execution condition is OFF, ADDL(54) is not executed. When the execution condition is $\operatorname{ON}, \operatorname{ADDL}(54)$ adds the contents of $C Y$ to the 8-digit value in $A u$ and $A u+1$ to the 8 -digit value in $A d$ and $A d+1$, and places the result in $R$ and R+1. CY will be set if the result is greater than 99999999.


## Flags

## Example

ER: Au and/or Ad is not BCD.
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)

CY: $\quad$ ON when there is a carry in the result.
$\mathrm{EQ}: \quad \mathrm{ON}$ when the result is 0 .

When 00000 is ON , the following program section adds two 12-digit numbers, the first contained in LR 00 through LR 02 and the second in DM 0010 through DM 0012. The result is placed in HR 10 through HR 13.

The rightmost 8 digits of the two numbers are added using ADDL(54), i.e., the contents of LR 00 and LR 01 are added to DM 0010 and DM 0011 and the results is placed in HR 10 and HR 11. The second addition adds the leftmost 4 digits of each number using $\operatorname{ADD}(30)$, and includes any carry from the first addition. The last instruction, $\operatorname{ADB}(50)$ (see 7-22-1 BINARY $A D D-A D B(50)$ ) adds two allzero constants to place any carry from the second addition into HR 13.


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | ---: |
| 00000 | LD |  | 00000 |
| 00001 | CLC(41) |  |  |
| 00002 | @ADDL(54) |  | 00 |
|  |  | LR | 0010 |
|  |  | DM | 10 |
|  |  | HR |  |
| 00003 | @ADD(30) |  | 02 |
|  |  | LR | 0012 |
|  |  | DM | 00 |
|  |  | HR | 12 |
| 00004 | $@$ ADB(50) |  |  |
|  |  | $\#$ | 0000 |
|  |  | $\#$ | 0000 |
|  |  | HR | 13 |

## 7-21-8 DOUBLE BCD SUBTRACT - SUBL(55)

Operand Data Areas

| Ladder Symbols |
| :---: |
| $\mathrm{SUBL}(55)$ |
| Mi |
| Su |
| R |
| Mi |
| Su |
| R |


| Mi: First minuend word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| Su: First subtrahend word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| R: First result word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

Description

DM 6144 to DM 6655 cannot be used for $R$.
When the execution condition is OFF, $\operatorname{SUBL}(55)$ is not executed. When the execution condition is ON, SUBL(55) subtracts CY and the 8 -digit contents of Su and $\mathrm{Su}+1$ from the 8 -digit value in Mi and $\mathrm{Mi}+1$, and places the result in R and $\mathrm{R}+1$. If the result is negative, CY is set and the 10's complement of the actual result is placed in R. To convert the 10's complement to the true result, subtract the content of $R$ from zero. Since an 8 -digit constant cannot be directly entered, use the BSET(71) instruction (see 7-17-4 BLOCK SET - BSET(71)) to create an 8-digit constant.


Flags
ER: $\mathrm{Mi}, \mathrm{M}+1, \mathrm{Su}$, or $\mathrm{Su}+1$ are not BCD .
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: $\quad \mathrm{ON}$ when the result is negative, i.e., when Mi is less than Su .
EQ: ON when the result is 0 .

## Example

The following example works much like that for single-word subtraction. In this example, however, $\operatorname{BSET}(71)$ is required to clear the content of DM 0000 and DM 0001 so that a negative result can be subtracted from 0 (inputting an 8 -digit constant is not possible).


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00003 |
| 00001 | OUT | TR |
| 00002 | CLC(41) | 0 |
| 00003 | @SUBL(55) |  |
|  |  | HR |
|  |  |  |
|  |  | DM |
| 00004 | AND | 00 |
| 00005 | @BSET(71) |  |
|  |  | \# |
|  |  | DM |
|  |  | DM |
|  |  | 0000 |


| Address | Instruction | Operands |  |
| :---: | :---: | :--- | ---: |
| 00006 | CLC(41) |  |  |
| 00007 | @SUBL(55) |  |  |
|  |  | DM | 0000 |
|  |  | DM | 0100 |
|  |  | DM | 0100 |
| 00008 | LD | TR | 0 |
| 00009 | LD |  | 25504 |
| 00010 | OR | HR | 0100 |
| 00011 | AND LD |  |  |
| 00012 | OUT | HR | 0100 |

## 7-21-9 DOUBLE BCD MULTIPLY - MULL(56)

Operand Data Areas

| Md: First multiplicand word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| Mr: First multiplier word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| R: First result word |
| :---: |
| IR, SR, AR, DM, HR LR |

Limitations
Description

Flags
ER: $\quad \mathrm{Md}, \mathrm{Md}+1, \mathrm{Mr}$, or $\mathrm{Mr}+1$ is not BCD .
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: ON when there is a carry in the result.
EQ: ON when the result is 0 .

## 7-21-10 DOUBLE BCD DIVIDE - DIVL(57)

Operand Data Areas

| Ladder Symbols |
| :---: |
| $\mathrm{DIVL}(57)$ |
| Dd |
| Dr |
| R |
| Dd |
| Dr |
| R |

Dd: First dividend word (BCD)
IR, SR, AR, DM, HR, TC, LR

| Dr: First divisor word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| R: First result word |
| :---: |
| IR, SR, AR, DM, HR LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, $\operatorname{DIVL}(57)$ is not executed. When the execution condition is ON, DIVL(57) the eight-digit content of Dd and D+1 is divided by the content of Dr and $\mathrm{Dr}+1$ and the result is placed in R to $\mathrm{R}+3$ : the quotient in R and $\mathrm{R}+1$, the remainder in $\mathrm{R}+2$ and $\mathrm{R}+3$.


Flags
ER: $\quad \mathrm{Dr}$ and $\mathrm{Dr}+1$ contain 0 .
$\mathrm{Dd}, \mathrm{Dd}+1$, Dr , or $\mathrm{Dr}+1$ is not BCD .
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-22 Binary Calculation Instructions

## 7-22-1 BINARY ADD - ADB(50)

Operand Data Areas

| Ladder Symbols |  | Au: Augend word (binary) |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, TC, LR, \# |
| ADB(50) | @ ADB(50) | Ad: Addend word (binary) |
| Au | Au | IR, SR, AR, DM, HR, TC, LR, \# |
| Ad | Ad | R: Result word |
| R | R | IR, SR, AR, DM, HR, LR |

Limitations
Description

Flags
DM 6144 to DM 6655 cannot be used for $R$.
When the execution condition is $\operatorname{OFF}, \operatorname{ADB}(50)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{ADB}(50)$ adds the contents of $\mathrm{Au}, \mathrm{Ad}$, and CY , and places the result in R. CY will be set if the result is greater than FFFF.

$$
\mathrm{Au}+\mathrm{Ad}+\mathrm{CY} \rightarrow \mathrm{CY} \mathrm{R}
$$

ADB(50) can also be used to add signed binary data. With the CPM1A, CPM2A, CPM2C, and SRM1(-V2), the underflow and overflow flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 16 -bit signed binary data range.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: ON when the result is greater than FFFF.
EQ: $\quad$ ON when the result is 0 .
OF: $\quad$ ON when the result exceeds $+32,767$ (7FFF).
UF: $\quad$ ON when the result is below $-32,768(8000)$.

The following example shows a four-digit addition with CY used to place either \#0000 or \#0001 into R+1 to ensure that any carry is preserved.


In the case below, A6E2 $+80 \mathrm{C} 5=127 \mathrm{~A} 7$. The result is a 5 -digit number, so CY (SR 25504) $=1$, and the content of $R+1$ becomes \#0001.

| Au: IR 200 |  |  |  |
| ---: | ---: | ---: | ---: |
| $A$ | 6 | $E$ | 2 |



Note For signed binary calculations, the status of the UF and OF flags indicate whether the result has exceeded the signed binary data range ( $-32,768$ (8000) to +32,767 (7FFF)).

## 7-22-2 BINARY SUBTRACT - SBB(51)

## Operand Data Areas

| Ladder Symbols |
| :---: |
| $\mathrm{SBB}(51)$ |
| Mi |
| Su |
| R |
| Mi |
| Su |
| R |


| Mi: Minuend word (binary) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| Su: Subtrahend word (binary) |
| IR, SR, AR, DM, HR, TC, LR, \# |
| R: Result word |
| IR, SR, AR, DM, HR, LR |

Limitations
DM 6144 to DM 6655 cannot be used for $R$.

## Description

## Flags

Example

When the execution condition is $\operatorname{OFF}, \operatorname{SBB}(51)$ is not executed. When the execution condition is ON, SBB(51) subtracts the contents of Su and CY from Mi and places the result in R . If the result is negative, CY is set and the 2's complement of the actual result is placed in $R$.

$$
\mathrm{Mi}-\mathrm{Su}-\mathrm{CY} \rightarrow \mathrm{CY}, \mathrm{R}
$$

SBB(51) can also be used to subtract signed binary data. With the CPM1A, CPM2A, CPM2C, and SRM1(-V2), the underflow and overflow flags (SR 25404 and SR 25405) indicate whether the result has exceeded the lower or upper limits of the 16 -bit signed binary data range.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
CY: $\quad \mathrm{ON}$ when the result is negative, i.e., when Mi is less than Su plus CY .
EQ: $\quad$ ON when the result is 0 .
OF: $\quad$ ON when the result exceeds $+32,767$ (7FFF).
UF: $\quad$ ON when the result is below $-32,768$ ( 8000 ).
The following example shows a four-digit subtraction. When IR 00001 is ON, the content of LR 00 and CY are subtracted from the content of IR 002 and the result is written to HR 01.
CY is turned ON if the result is negative. If normal data is being used, a negative result (signed binary) must be converted to normal data using NEG(一). Refer to 7-20-12 2's COMPLEMENT - NEG(一) for details.


| Address | Instruction | Operands |  |
| :---: | :--- | ---: | :---: |
| 00000 | LD | 00001 |  |
| 00001 | OUT | TR |  |
| 00002 | CLC(41) |  |  |
| 00003 | SBB(51) |  |  |
|  |  | 200 |  |
|  |  | LR |  |

In the case below, the content of LR 00 (\#7A03) and CY are subtracted from IR 002 (\#F8C5). Since the result is positive, CY is 0 .
If the result had been negative, CY would have been set to 1 . For normal (unsigned) data, the result would have to be converted to its 2's complement.


Note For signed binary calculations, the status of the UF and OF flags indicate whether the result has exceeded the signed binary data range ( $-32,768(8000)$ to +32,767 (7FFF)).

## 7-22-3 BINARY MULTIPLY - MLB(52)

Operand Data Areas

## Ladder Symbols

| MLB(52) | @ MLB(52) | IR, SR, AR, DM, HR, TC, LR, \# |
| :---: | :---: | :---: |
|  |  | Mr: Multiplier word (binary) |
| Md | Md | IR, SR, AR, DM, HR, TC, LR, \# |
| Mr | Mr | R: First result word |
| R | R | IR, SR, AR, DM, HR LR |

## Limitations <br> Description <br> DM 6144 to DM 6655 cannot be used for R. <br> MLB(52) cannot be used to multiply signed binary data. <br> When the execution condition is OFF, $\operatorname{MLB}(52)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{MLB}(52)$ multiplies the content of Md by the contents of Mr, places the rightmost four digits of the result in R , and places the leftmost four digits in $\mathrm{R}+1$.

Flags


ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-22-4 BINARY DIVIDE - DVB(53)

Operand Data Areas

| Ladder Symbols |
| :---: |
| $\mathrm{DVB}(53)$ |
| Dd |
| Dr |
| R |
| Dd |
| Dr |
| R |


| Dd: Dividend word (binary) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| Dr: Divisor word (binary) |
| IR, SR, AR, DM, HR, TC, LR, \# |
| R: First result word |
| IR, SR, AR, DM, HR LR |

Limitations

## Description

DM 6144 to DM 6655 cannot be used for R.
DVB(53) cannot be used to divide signed binary data.
When the execution condition is OFF, $\operatorname{DVB}(53)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{DVB}(53)$ divides the content of Dd by the content of Dr and the result is placed in $R$ and $R+1$ : the quotient in $R$, the remainder in $R+1$.
$\square$
$\square$


## Flags

ER: Dr contains 0.
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-23 Special Math Instructions

## 7-23-1 DATA SEARCH - SRCH(一)

Ladder Symbols

| $\mathrm{SRCH}(-)$ |
| :---: |
| $N$ |
| $\mathrm{R}_{1}$ |
| C |


| $@ \operatorname{SRCH}(-)$ |
| :---: |
| $N$ |
| $\mathrm{R}_{1}$ |
| C |

Operand Data Areas

| N: Number of words |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| $\mathbf{R}_{1}$ : First word in range |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| C: Comparison data, result word |
| :---: |
| $\mathrm{IR}, \mathrm{SR}, \mathrm{AR}, \mathrm{DM}, \mathrm{HR}, \mathrm{LR}$ |

## Limitations

Description

Flags

Example

This instruction is available in the CPM2A/CPM2C only.
N must be BCD between 0001 to 9999.
$\mathrm{R}_{1}$ and $\mathrm{R}_{1}+\mathrm{N}-1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for $C$.
When the execution condition is OFF, $\operatorname{SRCH}(-)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{SRCH}(-)$ searches the range of memory from $\mathrm{R}_{1}$ to $\mathrm{R}_{1}+\mathrm{N}-1$ for addresses that contain the comparison data in C . If one or more addresses contain the comparison data, the EQ Flag (SR 25506) is turned ON and the lowest address containing the comparison data is identified in $\mathrm{C}+1$. The address is identified differently for the DM area:

1, 2, 3... 1. For an address in the DM area, the word address is written to $\mathrm{C}+1$. For example, if the lowest address containing the comparison data is DM 0114, then \#0114 is written in $\mathrm{C}+1$.
2. For an address in another data area, the number of addresses from the beginning of the search is written to $\mathrm{C}+1$. For example, if the lowest address containing the comparison data is IR 114 and the first word in the search range is IR 014, then \#0100 is written in C+1.
If none of addresses in the range contain the comparison data, the EQ Flag (SR 25506) is turned OFF and $\mathrm{C}+1$ is left unchanged.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
N is not BCD between 0001 and 9999.
$\mathrm{R}_{1}$ and $\mathrm{R}_{1}+\mathrm{N}-1$ are not in the same data area.
EQ: ON when the comparison data has been matched in the search range.
In the following example, the 10 word range from IR 200 to IR 209 is searched for addresses that contain the same data as DM 0100 (89AB). Since IR 204 con-
tains the same data, the EQ Flag (SR 25506) is turned ON and \#0004 is written to DM 0101.


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | :---: |
| 00000 | LD | 00000 |  |
| 00001 | $@ \operatorname{SRCH}(-)$ |  |  |
|  |  | $\#$ |  |
|  |  | 0010 |  |
|  |  | DM |  |
|  |  | 0200 |  |



Note The matching search data in IR 208 is ignored because the search data was found in an earlier word in the range.

## 7-23-2 FIND MAXIMUM - MAX(—)

Ladder Symbols


Operand Data Areas

| C: Control data |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| $\mathbf{R}_{\mathbf{1}}$ : First word in range |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| D: Destination word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

This instruction is available in the CPM2A/CPM2C only.
N must be BCD between 0001 to 9999 .
$\mathrm{R}_{1}$ and $\mathrm{R}_{1}+\mathrm{N}-1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, $\operatorname{MAX}(-)$ is not executed. When the execution condition is ON, MAX(一) searches the range of memory from $R_{1}$ to $\mathrm{R}_{1}+\mathrm{N}-1$ for the address that contains the maximum value and outputs the maximum value to the destination word (D).
The address is identified differently for the DM area:
1,2,3... 1. For an address in the DM area, the word address is written to $\mathrm{C}+1$. For example, if the address containing the maximum value is DM 0114, then \#0114 is written in $\mathrm{D}+1$.
2. For an address in another data area, the number of addresses from the beginning of the search is written to $\mathrm{D}+1$. For example, if the address containing the maximum value is IR 114 and the first word in the search range is IR 014, then \#0100 is written in D+1.

If bit 14 of C is ON and more than one address contains the same maximum value, the position of the lowest of the addresses will be output to $D+1$. The position will be output as the DM address for the DM area, but as an absolute position relative to the first word in the range for all other areas.

The number of words within the range $(\mathrm{N})$ is contained in the 3 rightmost digits of C , which must be BCD between 001 and 999.

When bit 15 of C is OFF, data within the range is treated as unsigned binary and when it is ON the data is treated as signed binary.
C:


## Flags

## Example

If bit 14 of $C$ is $O N$, values above $\# 8000$ are treated as negative numbers, so the results will differ depending on the specified data type. Be sure that the correct data type is specified.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not $B C D$, or the $D M$ area boundary has been exceeded.)
$R_{1}$ and $R_{1}+N-1$ are not in the same data area.
EQ: ON when the maximum value is \#0000.
When IR 00000 is ON, the control data in DM 0000 (4010) will cause a search for the maximum value in the 10 words starting at IR 200. The largest unsigned val-
ue will be stored in DM 0500. The offset from the beginning of the search of the word containing the maximum value will be stored in DM 0501.


DM 0000
4010


## 7-23-3 FIND MINIMUM - MIN(一)

Ladder Symbols



Operand Data Areas

| C: Control data |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |


| $\mathbf{R}_{\mathbf{1}}$ : First word in range |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| D: Destination word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

This instruction is available in the CPM2A/CPM2C only. N must be BCD between 0001 to 9999.
$R_{1}$ and $R_{1}+N-1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for D.
When the execution condition is OFF, $\mathrm{MIN}(-)$ is not executed. When the execution condition is $\mathrm{ON}, \mathrm{MIN}(-)$ searches the range of memory from $\mathrm{R}_{1}$ to $\mathrm{R}_{1}+\mathrm{N}-1$ for the address that contains the minimum value and outputs the minimum value to the destination word (D).
The address is identified differently for the DM area:
1, 2, 3... 1. For an address in the DM area, the word address is written to C+1. For example, if the address containing the minimum value is DM 0114, then \#0114 is written in $\mathrm{D}+1$.
2. For an address in another data area, the number of addresses from the beginning of the search is written to $\mathrm{D}+1$. For example, if the address containing the minimum value is IR 114 and the first word in the search range is IR 014, then \#0100 is written in $\mathrm{D}+1$.
If bit 14 of $C$ is $O N$ and more than one address contains the same minimum value, the position of the lowest of the addresses will be output to $\mathrm{D}+1$. The position will be output as the DM address for the DM area, but as an absolute position relative to the first word in the range for all other areas.
The number of words within the range $(\mathrm{N})$ is contained in the 3 rightmost digits of C, which must be BCD between 001 and 999 .

When bit 15 of $C$ is OFF, data within the range is treated as unsigned binary and when it is ON the data is treated as signed binary.


Flags

Example

If bit 14 of C is ON , values above \#8000 are treated as negative numbers, so the results will differ depending on the specified data type. Be sure that the correct data type is specified.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
$\mathrm{R}_{1}$ and $\mathrm{R}_{1}+\mathrm{N}-1$ are not in the same data area.
EQ: ON when the minimum value is \#0000.
When IR 00000 is ON, the control data in DM 0300 (4010) will cause a search for the maximum value in the 10 words starting at DM 0000. The smallest unsigned
value will be stored in DM 0500. The address of the word containing the minimum value (0014) will be stored in DM 0501.


DM 0300


## 7-23-4 AVERAGE VALUE - AVG(一)

Ladder Symbols


Operand Data Areas

| S: Source word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| N: Number of cycles |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

D: First destination word
IR, SR, AR, DM, HR, LR

Limitations

## Description

This instruction is available in the CPM2A/CPM2C only. $S$ must be hexadecimal.
N must be BCD from \#0001 to \#0064.
$D$ and $D+N+1$ must be in the same data area.
DM 6144 to $D M 6655$ cannot be used for $S$, $N$, or $D$ to $D+N+1$.
AVG(-) is used to calculate the average value of S over N cycles. When the execution condition is OFF, AVG(-) is not executed.
Each time that $\operatorname{AVG}(-)$ is executed, the content of $S$ is stored in words $D+2$ to $\mathrm{D}+\mathrm{N}+1$. On the first execution, $\mathrm{AVG}(-)$ writes the content of S to $\mathrm{D}+2$; on the second execution it writes the content of $S$ to $D+3$, etc. On the $N^{\text {th }}$ execution, AVG(-) writes the content of $S$ is stored in $\mathrm{D}+\mathrm{N}+1, \mathrm{AVG}(-)$ calculates the average value of the values stored in $D+2$ to $D+N+1$, and writes the average to $D$.

The following diagram shows the function of words D to $\mathrm{D}+\mathrm{N}+1$.

| $D$ | Average value (after N or more executions) |
| :--- | :--- |
| $\mathrm{D}+1$ | Used by the system. |
| $\mathrm{D}+2$ | Content of S from the $1^{\text {st }}$ execution of AVG(-) |
| $\mathrm{D}+3$ | Content of S from the $2^{\text {nd }}$ execution of AVG(-) |
| $\vdots$ | $\vdots$ |
| $\mathrm{D}+\mathrm{N}+1$ | Content of S from the $\mathrm{N}^{\text {th }}$ execution of AVG(一) |

## Precautions

Flags

## Example

The average value is calculated in binary. Be sure that the content of $S$ is in binary.
$N$ must be BCD from \#0001 to \#0064. If the content of $N \geq \# 0065, \operatorname{AVG}(-)$ will operate with $\mathrm{N}=64$.
The average value will be rounded off to the nearest integer value. (0.5 is rounded up to 1.)
Set the contents of D+1 to \#0000 to execute AVG(-) from the first scan.
ER: Indirectly addressed DM word is non-existent. (Content of $* D M$ word is not BCD, or the DM area boundary has been exceeded.)
One or more operands have been set incorrectly.
D and $\mathrm{D}+\mathrm{N}+1$ are not in the same data area.
In the following example, the content of IR 200 is set to \#0000 and then incremented by 1 each cycle. For the first two cycles, AVG(-) moves the content of IR 200 to DM 1002 and DM 1003. On the third and later cycles AVG(-) calculates the average value of the contents of DM 1002 to DM 1004 and writes that average value to DM 1000.

| Address | Instruction | Operands |  |
| :--- | :--- | ---: | :---: |
| 00000 | LD | 00001 |  |
| 00001 | $@$ MOV(21) |  |  |
|  |  | $\#$ |  |
|  |  | 0000 |  |
| 00002 | AVG(一) |  |  |
|  |  |  |  |
|  |  | $\#$ |  |
|  |  | DM |  |
| 00003 | CLC(41) |  |  |
| 00004 | ADB(50) |  |  |
|  |  |  |  |
|  |  | $\#$ |  |
|  |  |  |  |


| IR 200 | $1{ }^{\text {st }}$ cycle | $2^{\text {nd }}$ cycle | $3{ }^{\text {rd }}$ cycle | $4^{\text {th }}$ cycle | Average <br> Used by the system. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000 | 0001 | 0002 | 0003 |  |
|  | $1^{\text {st }}$ cycle | $2^{\text {nd }}$ cycle | $3{ }^{\text {rd }}$ cycle | $4^{\text {th }}$ cycle |  |
| DM 1000 | 0000 | 0001 | 0001 | 0002 |  |
| DM 1001 |  |  |  |  |  |
| DM 1002 | 0000 | 0000 | 0000 | 0003 | Previous |
| DM 1003 | --- | 0001 | 0001 | 0001 | values of |
| DM 1004 | --- | --- | 0002 | 0002 | IR 200 |

## 7-23-5 SUM - SUM(一)

Ladder Symbols


Operand Data Areas

| C: Control data |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |



| D: First destination word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

This instruction is available in the CPM2A/CPM2C only.
The 3 rightmost digits of $C$ must be BCD between 001 and 999 .
DM 6144 to DM 6655 cannot be used for $D$.
If bit 14 of $C$ is OFF (setting for BCD data), all data within the range $R_{1}$ to $R_{1}+N-1$ must be BCD.

When the execution condition is OFF, SUM(-) is not executed. When the execution condition is ON, SUM(-) adds either the contents of words $\mathrm{R}_{1}$ to $\mathrm{R}_{1}+\mathrm{N}-1$ or the bytes in words $\mathrm{R}_{1}$ to $\mathrm{R}_{1}+\mathrm{N} / 2-1$ and outputs that value to the destination words ( $D$ and $D+1$ ). The data can be summed as binary or $B C D$ and will be output in the same form. Binary data can be either signed or unsigned.
The function of bits in C are shown in the following diagram and explained in more detail below.


Number of Items in Range

## Addition Units

The number of items within the range $(\mathrm{N})$ is contained in the 3 rightmost digits of C , which must be BCD between 001 and 999 . This number will indicate the number of words or the number of bytes depending the items being summed.

Words will be added if bit 13 is OFF and bytes will be added if bit 13 is ON. If bytes are specified, the range can begin with the leftmost or rightmost byte of $R_{1}$. The leftmost byte of $R_{1}$ will not be added if bit 12 is $O N$.

| MSB LSB |  |  |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | 1 | 2 |
| $\mathrm{R}_{1}+1$ | 3 | 4 |
| $\mathrm{R}_{1}+2$ | 5 | 6 |
| $\mathrm{R}_{1}+3$ | 7 | 8 |
| $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ |

Data Type

Flags

## Example

The bytes will be added in this order when bit 12 is OFF: $1+2+3+4 \ldots$.
The bytes will be added in this order when bit 12 is $\mathrm{ON}: 2+3+4 \ldots$.
Data within the range is treated as unsigned binary when bit 14 of C is ON and bit 15 is OFF, and it is treated as signed binary when both bits 14 and 15 are ON. Data within the range is treated as $B C D$ when bit 14 of $C$ is OFF, regardless of the status of bit 15 .

ER: Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)
$\mathrm{R}_{1}$ and $\mathrm{R}_{1}+\mathrm{N}-1$ are not in the same data area.
The number of items in C is not BCD between 001 and 999.
The data being summed in not BCD when BCD was designated.
EQ: ON when the result is zero.
In the following example, the BCD contents of the 8 words from DM 0000 to DM 0007 are added when IR 00001 is ON and the result is written to DM 0010 and DM 0011.


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | :---: |
| 00000 | LD |  | 00001 |
| 00001 | $@$ SUM(-) |  |  |
|  |  | $\#$ | 0008 |
|  |  | DM | 0000 |
|  |  | DM | 0010 |



## 7-24 Logic Instructions

## 7-24-1 COMPLEMENT - COM(29)



Limitations
DM 6144 to DM 6655 cannot be used for Wd.
Description
When the execution condition is OFF, $\operatorname{COM}(29)$ is not executed. When the execution condition is ON, COM(29) clears all ON bits and sets all OFF bits in Wd.

Precautions

## Example



Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-24-2 LOGICAL AND - ANDW(34)

Ladder Symbols

| ANDW(34) |
| :---: |
| 11 |
| $I 2$ |
| $R$ |
| I |
| R |

Operand Data Areas

| I1: Input 1 |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| I2: Input 2 |
| IR, SR, AR, DM, HR, TC, LR, \# |
| R: Result word |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, ANDW(34) is not executed. When the execution condition is ON, ANDW(34) logically AND's the contents of I1 and I2 bit-by-bit and places the result in R .

## Example

## Flags

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-24-3 LOGICAL OR - ORW(35)

Operand Data Areas

## Ladder Symbols

| ORW(35) |  |
| :---: | :---: |
| 11 |  |
| 12 |  |
| $R$ | 11 |
| 12 |  |
| $R$ |  |


| I1: Input 1 |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |
| I2: Input 2 |
| IR, SR, AR, DM, HR, TC, LR, \# |
| R: Result word |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, ORW(35) is not executed. When the execution condition is ON, ORW(35) logically OR's the contents of I1 and I2 bit-by-bit and places the result in $R$.

## Example

Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-24-4 EXCLUSIVE OR - XORW(36)

Operand Data Areas

| Ladder Symbols |  | 11: Input 1 |
| :---: | :---: | :---: |
|  |  | IR, SR, AR, DM, HR, TC, LR, \# |
| XORW(36) | @XORW(36) | 12: Input 2 |
| 11 | 11 | IR, SR, AR, DM, HR, TC, LR, \# |
| 12 | 12 | R: Result word |
| R | R | IR, SR, AR, DM, HR, LR |

Limitations DM 6144 to DM 6655 cannot be used for $R$.

## Description

## Example

## Flags

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is
not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the result is 0 .

## 7-24-5 EXCLUSIVE NOR - XNRW(37)

| Ladder Symbols |  | Operand Data Areas |
| :---: | :---: | :---: |
|  |  | 11: Input 1 |
| XNRW(37) | @XNRW(37) | IR, SR, AR, DM, HR, TC, LR, \# |
|  |  | 12: Input 2 |
| 11 | 11 | IR, SR, AR, DM, HR, TC, LR, \# |
| 12 | 12 | R: Result word |
| R | R | IR, SR, AR, DM, HR, LR |

Limitations
Description
Limitations
Description

When the execution condition is OFF, $\operatorname{XORW}(36)$ is not executed. When the execution condition is ON, XORW(36) exclusively OR's the contents of I1 and I2 bit-by-bit and places the result in R .


## Ladder Symbols

DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, XNRW(37) is not executed. When the execution condition is ON, XNRW(37) exclusively NOR's the contents of I1 and I2 bit-by-bit and places the result in R .


Flags
ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: $\quad \mathrm{ON}$ when the result is 0 .

## 7-25 Increment/Decrement Instructions

## 7-25-1 BCD INCREMENT - INC(38)

Ladder Symbols


Operand Data Areas

| Wd: Increment word (BCD) |
| :---: |
| IR, SR, AR, DM, HR, LR |

Limitations
Description

Precautions

Flags
ER: Wd is not BCD
Indirectly addressed DM word is non-existent. (Content of $*$ DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the incremented result is 0 .

## 7-25-2 BCD DECREMENT - DEC(39)

Ladder Symbols


Operand Data Areas
Wd: Decrement word (BCD)
IR, SR, AR, DM, HR, LR

Limitations
Description

## Precautions

Flags

DM 6144 to DM 6655 cannot be used for Wd.
When the execution condition is OFF, $\operatorname{DEC}(39)$ is not executed. When the execution condition is ON, DEC(39) decrements Wd, without affecting CY. DEC(39) works the same way as $\operatorname{INC}(38)$ except that it decrements the value instead of incrementing it.

The content of Wd will be decremented every cycle if the undifferentiated form of DEC(39) is used. Use the differentiated form (@DEC(39)) or combine $\operatorname{DEC}(39)$ with DIFU(13) or DIFD(14) to decrement Wd just once.

ER: Wd is not BCD.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: ON when the decremented result is 0 .

## 7-26 Subroutine Instructions

Subroutines break large control tasks into smaller ones and enable you to reuse a given set of instructions. When the main program calls a subroutine, control is transferred to the subroutine and the subroutine instructions are executed. The instructions within a subroutine are written in the same way as main program code. When all the subroutine instructions have been executed, control returns to the main program to the point just after the point from which the subroutine was entered (unless otherwise specified in the subroutine).

## 7-26-1 SUBROUTINE ENTER - SBS(91)



Limitations
Description

The subroutine number must be between 000 and 049.
A subroutine can be executed by placing SBS(91) in the main program at the point where the subroutine is desired. The subroutine number used in SBS(91) indicates the desired subroutine. When $\operatorname{SBS}(91)$ is executed (i.e., when the execution condition for it is ON), the instructions between the $\operatorname{SBN}(92)$ with the same subroutine number and the first $\operatorname{RET}(93)$ after it are executed before execution returns to the instruction following the SBS(91) that made the call.


SBS(91) may be used as many times as desired in the program, i.e., the same subroutine may be called from different places in the program).

SBS(91) may also be placed into a subroutine to shift program execution from one subroutine to another, i.e., subroutines may be nested. When the second subroutine has been completed (i.e., RET(93) has been reached), program execution returns to the original subroutine which is then completed before returning to the main program. Nesting is possible to up to sixteen levels. A subroutine cannot call itself (e.g., SBS(91) 000 cannot be programmed within the subroutine defined with $\operatorname{SBN}(92)$ 000). The following diagram illustrates two levels of nesting.


The following diagram illustrates program execution flow for various execution conditions for two SBS(91).


Flags
ER: A subroutine does not exist for the specified subroutine number.
A subroutine has called itself.
An active subroutine has been called.

Caution SBS(91) will not be executed and the subroutine will not be called when ER is ON.

## 7-26-2 SUBROUTINE DEFINE and RETURN - SBN(92)/RET(93)



Limitations

Description

## Precautions

Flags

The subroutine number must be between 000 and 049 . Each subroutine number can be used in $\operatorname{SBN}(92)$ once only.
$\mathrm{SBN}(92)$ is used to mark the beginning of a subroutine program; $\mathrm{RET}(93)$ is used to mark the end. Each subroutine is identified with a subroutine number, N , that is programmed as a definer for $\operatorname{SBN}(92)$. This same subroutine number is used in any SBS(91) that calls the subroutine (refer to 7-26-1 SUBROUTINE ENTER - SBS(91)). No subroutine number is required with RET(93).
All subroutines must be programmed at the end of the main program. When one or more subroutines have been programmed, the main program will be executed up to the first $\operatorname{SBN}(92)$ before returning to address 00000 for the next cycle. Subroutines will not be executed unless called by SBS(91).
END(01) must be placed at the end of the last subroutine program, i.e., after the last $\operatorname{RET}(93)$. It is not required at any other point in the program.
If $\operatorname{SBN}(92)$ is mistakenly placed in the main program, it will inhibit program execution past that point, i.e., program execution will return to the beginning when $\mathrm{SBN}(92)$ is encountered.
If either DIFU(13) or DIFU(14) is placed within a subroutine, the operand bit will not be turned OFF until the next time the subroutine is executed, i.e., the operand bit may stay ON longer than one cycle.

## 7-26-3 MACRO - MCRO(99)

Ladder Symbols

| MCRO(99) |
| :---: |
| $N$ |
| 11 |
| O 1 |
| N |
| I | | $@ M C R O(99)$ |
| :---: |
|  |

Operand Data Areas

| N: Subroutine number |
| :---: |
| 000 to 127 |


| I1: First input word |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |


| O1: First output word |
| :---: |
| IR, SR, AR, DM, HR, LR |

## Limitations

## Description

The subroutine number must be between 000 and 049 . If a DM address is used for O1, O1 through O1+3 must be read/write DM.

The MACRO instruction allows a single subroutine to replace several subroutines that have identical structure but different operands. There are 4 input words (SR 232 to SR 235) and 4 output words (SR 236 to SR 239), allocated to MCRO(99). These 8 words are used in the subroutine and take their contents from I1 to $\mathrm{I} 1+3$ and O 1 to $\mathrm{O} 1+3$ when the subroutine is executed.
When the execution condition is OFF, MCRO(99) is not executed. When the execution condition is ON, MCRO(99) copies the contents of I1 to I1+3 to SR 232 to SR 235, and then calls and executes the subroutine specified in $N$. When the subroutine is completed, the contents of SR 236 through SR 239 are then transferred back to O 1 to $\mathrm{O} 1+3$ before $\mathrm{MCRO}(99)$ is completed.

Note Refer to page 157 for more details on MCRO(99).

## Example

In this example, the contents of DM 0010 through DM 0013 are copied to SR 232 through SR 235, and then subroutine 10 is called and executed. When the subroutine is completed, the contents of SR 236 through SR 239 are copied to output words DM 0020 to DM 0023.


Flags
ER: A subroutine does not exist for the specified subroutine number.
An operand has exceeded a data area boundary.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

A subroutine has called itself.
An active subroutine has been called.

## 7-27 Pulse Output Instructions

## 7-27-1 SET PULSES - PULS(65)



Operand Data Areas

| P: Port specifier |
| :---: |
| 000 or 010 |


| C: Control data |
| :---: |
| 000 or 001 |

N : Number of pulses
IR, SR, AR, DM, HR, LR

Limitations
This instruction is supported by the CPM1A and CPM2A/CPM2C PCs with transistor outputs only.
N and $\mathrm{N}+1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for $N$.

## Description

## Number of Movement Pulses

PULS(65) is used to set the number of pulses for pulse outputs that are started later in the program using SPED(64) or ACC(-). The number of pulses set with PULS(65) are output in independent mode.
The number of pulses cannot be changed while pulses are being output. In general, PULS(65) should be executed just once each time that the number of pulses needs to be set; use the differentiated variation (@PULS(65)) or an input condition that is ON for just one cycle.
Note Refer to 2-5 Pulse Output Functions for more details.
Port Specifier ( P )
The port specifier indicates the pulse output location. The parameters set by the in C and N will apply to the next SPED(64) or ACC(-) instruction in which the same port output location is specified.

| $\mathbf{P}$ | Pulse output location(s) |
| :---: | :--- |
| 000 | Single-phase pulse output 0 without acceleration or deceleration (output <br> 01000 ) or single-phase pulse output 0 with trapezoidal acceleration and decel- <br> eration (outputs 01000 and 01001) |
| 010 | Single-phase pulse output 1 without acceleration or deceleration (output <br> 01001 ) <br> This setting is supported by CPM2A/CPM2C PCs only. |

Control Data (C)
The control data determines the type of pulses (relative or absolute).

| C | Pulse type |
| :---: | :--- |
| 000 | Relative pulse specification |
| 001 | Absolute pulse specification (Valid only when the absolute coordinate system <br> is being used.) <br> This setting is supported by CPM2A/CPM2C PCs only. |

## Number of Output Pulses ( $\mathrm{N}+1$ and N )

$\mathrm{N}+1$ and N contain the 8 -digit BCD number of output pulses setting for independent mode pulse outputs. The number of output pulses can be $-16,777,215$ to $16,777,215$. Bit 15 of $\mathrm{N}+1$ acts as a sign bit; the number is negative if bit 15 is ON , positive if it is OFF.

Positive: 0 to $+16,777,215$ (0000 0000 to 1677 7215)
Negative: $-16,777,215$ to 0 ( 96777215 to 80000000 )
$N+1$ contains the leftmost 4 digits and $N$ contains the rightmost 4 digits.
The number of movement pulses depends upon the number of output pulses ( $\mathrm{N}+1$ and N ) and the pulse type (C).

| Coordinate <br> system | Movement pulses |
| :--- | :--- |
| Relative | Number of movement pulses = Number of output pulses |
| Absolute | Pulse type: Relative $(\mathrm{C}=000)$ <br> Number of movement pulses = Number of output pulses <br> Pulse type: Absolute $(\mathrm{C}=001, \mathrm{CPM} 2 \mathrm{~A} / C P M 2 C$ only $)$ <br> Number of movement pulses = Number of output pulses - PV |

After PULS(65) has been executed, the calculated number of movement pulses will not be changed even if $\mathrm{INI}(61)$ is executed to change the pulse output PV. A specification that causes movement outside of the allowed PV range $(-16,777,215$ to $16,777,215)$ can be specified without problems.
PULS(65) will not be executed and an error will occur (SR 25503 ON) if the calculated number of movement pulses is 0 .
When the pulse output is operating in independent mode without acceleration or deceleration and the number of movement pulses is negative, the absolute val-
ue of the number of movement pulses will be used. (For example, if the number of movement pulses is -500 , a value of 500 will be used.)

## Flags

ER: A data area boundary is exceeded.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
P is not 000 or 010 .
$C$ is not 000 or 001 . ( $C$ cannot be set to 001 when relative coordinates are being used.)
The number of output pulses is not between $-16,777,215$ and 16,777,215.

PULS(65) is executed in an interrupt subroutine while a pulse I/O or high-speed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.
After PULS(65) is executed, the absolute value of the number of movement pulses is not between 1 and 16,777,215.

## 7-27-2 SPEED OUTPUT- SPED(64)

## Ladder Symbols



Operand Data Areas

| P: Port specifier |
| :---: |
| 001 or 010 |


| M: Output mode |
| :---: |
| 000 or 001 |


| F: Target frequency |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |

## Limitations

## Description

This instruction is supported by the CPM1A and CPM2A/CPM2C PCs with transistor outputs only.
In the CPM1A: F must be BCD, \#0000 or \#0002 to \#0200.
In the CPM2A/CPM2C: F must be BCD, \#0000 or \#0001 to \#1000.
DM 6144 to DM 6655 cannot be used for $F$.
SPED(64) is used to set the output pulse frequency and start the pulse output from the specified output bit. When the execution condition is OFF, SPED(64) is not executed. When the execution condition is ON, SPED(64) sets the pulse frequency $F$ for the output bit specified by $P$. $M$ determines the output mode.
In general, SPED(64) should be executed just once each time that the frequency needs to be set; use the differentiated variation (@SPED(64)) or an input condition that is ON for just one cycle.
Note Refer to 2-5 Pulse Output Functions for more details.

## Port Specifier (P)

The port specifier indicates the output bit where the pulses will be output.

| $\mathbf{P}$ | Pulse output location(s) |
| :---: | :--- |
| 000 | Single-phase pulse output 0 without acceleration or deceleration (output <br> $01000)$ |
| 010 | Single-phase pulse output 1 without acceleration or deceleration (output <br> $01001)$ <br> This setting is supported by CPM2A/CPM2C PCs only. |

## Output Mode (M)

The value of $M$ determines the output mode.

| $\mathbf{M}$ |  | Pulse type |
| :---: | :--- | :--- |
| 000 | Independent mode |  |
| 001 | Continuous mode |  |

Operation in independent mode and continuous mode is described below.

## Target Frequency (F)

The 4-digit BCD value of $F$ sets the pulse frequency in units of 10 Hz , as shown below. Setting F to 0000 will stop the pulse output from the specified output bit.

| PC | Possible values of $\mathbf{F}$ |
| :--- | :--- |
| CPM1A | 0000 (stops pulse output) or 0002 to $0200(20 \mathrm{~Hz}$ to 2 kHz$)$ |
| CPM2A/CPM2C | 0000 (stops pulse output) or 0001 to $1000(10 \mathrm{~Hz}$ to 10 kHz$)$ |

## General Operation

The pulse output started by SPED(64) will continue until one of the following occurs:

1, 2, 3... 1. The $\operatorname{INI}(61)$ instruction is executed with $\mathrm{C}=003$.
2. In independent mode, the number of output pulses specified by PULS(65) is reached. (Execute PULS(65) before SPED(64).)
3. $\operatorname{SPED}(64)$ is executed again with the target frequency, $F$, set to \#0000.
4. The PC is switched to PROGRAM mode.

Pulses can be output simultaneously and independently from two output bits.
When outputting pulses in independent mode, specify the number of pulses beforehand by executing PULS(65). The number of output pulses must be specified again with PULS(65) each time that the pulse output has been stopped.

The frequency cannot be changed with SPED(64) when pulses are already being output from the specified output bit by ACC(-) or PWM(-). An error will occur and SR 25503 will be turned ON if SPED(64) is executed under these circumstances.

Operation in Independent Mode

In independent mode, just the number of output pulses set by PULS(65) will be output. The number of output pulses must be specified by executing PULS(65) before executing SPED(64). (Pulses won't be output if the number of output pulses has not been specified in advance.)

When the calculated number of movement pulses is negative, the absolute value of the number of movement pulses will be used. (For example, if the number of movement pulses is -500 , a value of 500 will be used.)


Operation in Continuous Mode

In continuous mode，pulses will be output indefinitely until stopped by executing $\operatorname{INI}(61)$ with $\mathrm{C}=003$ ，executing $\operatorname{SPED}(64)$ again with $\mathrm{F}=0000$ ，or switching the PC to PROGRAM mode．


ER：A data area boundary is exceeded．
Indirectly addressed DM word is non－existent．（Content of＊DM word is not BCD，or the DM area boundary has been exceeded．）
$P$ is not 000 or $010, \mathrm{M}$ is not 000 or 001 ，or F is not 0000 to 1000 ．
$\operatorname{SPED}(64)$ is executed in an interrupt subroutine while a pulse I／O or high－speed counter instruction（INI（61），PRV（62），CTBL（63）， SPED（64），PULS（65），ACC（－），PWM（－），or SYNC（－））is being executed in the main program．

## 7－27－3 ACCELERATION CONTROL－ACC（一）

Ladder Symbols


| $@ A C C(-)$ |
| :---: |
| $P$ |
| $M$ |
| $C$ |

Operand Data Areas

| P：Port specifier |
| :---: |
| 000 |


| M：Mode specifier |
| :---: |
| 000,002 ，or 010 to 013 |


| C：First control word |
| :---: |
| IR，SR，AR，DM，HR，LR |

Limitations

## Description

This instruction is available in the CPM2A／CPM2C only．
P must be 001 or 002 and M must be 000 to 003.
C to C＋3 must be in the same data area．
ACC（一）is used to specify the acceleration／deceleration rate and start the pulse output for a pulse output with trapezoidal acceleration and deceleration．
In general，ACC（－）should be executed just once each time that the accelera－ tion／deceleration rate needs to be set；use the differentiated variation （＠ACC（一））or an input condition that is ON for just one cycle．
Note Refer to 2－5 Pulse Output Functions for more details．
Port Specifier（ $\mathbf{P}$ ）
Always set the port specifier to 000 ．The 000 setting specifies single－phase pulse output 0 with trapezoidal acceleration and deceleration．

Mode Specifier (M)
The value of $M$ determines the output mode.

| M | Mode | Note |
| :---: | :---: | :---: |
| 000 | Independent mode and up/down pulse output mode | --- |
| 002 | Independent mode and pulse + direction output mode | --- |
| 010 | CW (continuous mode and up/down pulse output mode) | CW: Clockwise CCW: Counterclockwise |
| 011 | CCW (continuous mode and up/down pulse output mode) |  |
| 012 | CW (continuous mode and pulse + direction output mode) |  |
| 013 | CCW (continuous mode and pulse + direction output mode) |  |

In independent mode, the output direction is set when PULS(65) is executed.

## Control Words (C, C+1, and C+2)

The 3 control words indicate the acceleration rate, target frequency, and deceleration rate. (Each frequency is set in multiples of 10 Hz .)

| Word | Function |
| :--- | :--- |
| C | The content of C determines the acceleration rate. <br> During acceleration, the output frequency is increased by the amount set in <br> C every 10 ms. C must be BCD from 0001 to $1000(10 \mathrm{~Hz}$ to 10 kHz$)$. |
| $\mathrm{C}+1$ | The content of C+1 specifies the target frequency. <br> $\mathrm{C}+1$ must be BCD from 0001 to $1000(10 \mathrm{~Hz}$ to 10 kHz$)$. |
| $\mathrm{C}+2$ | The content of C+2 determines the deceleration rate. <br> During deceleration, the output frequency is decreased by the amount set <br> in C+2 every $10 \mathrm{~ms} . ~ C ~ m u s t ~ b e ~ B C D ~ f r o m ~$ <br> 0001 to $1000(10 \mathrm{~Hz}$ to 10 kHz$)$. |

## General Operation

Two output bits are required for pulse outputs controlled by ACC(一).


The pulse output will start when ACC(-) is executed and the output frequency will be increased every 10 ms by amount specified in control word C . When the target frequency (specified in $\mathrm{C}+1$ ) is reached, acceleration is stopped and the pulse output continues at a constant frequency.
When the pulse output is operating with trapezoidal acceleration and deceleration, the pulse output can be stopped by one of the following methods.

1, 2, 3... 1. Execute the $\operatorname{INI}(61)$ instruction with $\mathrm{C}=003$. (Immediate stop)
2. In independent mode, the number of output pulses specified by PULS(65) is reached. (Decelerates to a stop.)
3. ACC(-) is executed with the target frequency (in $\mathrm{C}+1$ ) set to 0000.
a) When pulses are being output in independent mode, the output will decelerate to a stop at the deceleration rate set when the pulse output was started.
b) When pulses are being output in continuous mode, the output will decelerate to a stop at the specified deceleration rate.
4. Switch the PC to PROGRAM mode. (Immediate stop)

## Operation in Independent Mode

In independent mode, just the number of output pulses set by PULS(65) will be output. The number of output pulses must be specified by executing PULS(65) before executing ACC(-). (Pulses won't be output if the number of output pulses has not been specified in advance.)


The number of output pulses must be specified again with PULS(65) each time that the pulse output has been stopped.
In independent mode, the pulse output will begin decelerating at the point determined by the preset number of output pulses and the acceleration/deceleration rates. The pulse output will stop when the preset number of output pulses has been output.

(The number of output pulses is always accurately output.)

If the number of output pulses required for acceleration and deceleration (the time to reach the target frequency $\times$ the target frequency) exceeds the preset number of pulses, the acceleration and deceleration will be cut short and the pulse output will be triangular rather than trapezoidal.

(The number of output pulses is always accurately output.)
If a high acceleration/deceleration rate and a low number of output pulses are set, there will be effectively no acceleration and deceleration. (The pulse output will operate at a constant speed.)
If the (target frequency $\div$ acceleration/deceleration rate) is not an integer value, the specified acceleration/deceleration rates will be increased or decreased. In the following example, the acceleration and deceleration are $10-\mathrm{ms}$ long, (1) is the acceleration/deceleration rate, and (2) is the target frequency.


Operation in Continuous Mode

Flags

## ER: A data area boundary is exceeded.

Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

P is not 000 .
$M$ is not 000,002 , or 010 to 013 . (The mode specifier is read only when starting the pulse output.)
ACC(-) is executed for a bit from which pulses are already being output by PWM(-) or SPED(64).
ACC(-) is executed in an interrupt subroutine while a pulse I/O or highspeed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.

## 7-27-4 PULSE WITH VARIABLE DUTY RATIO - PWM(一)

Ladder Symbols


| $@ P W M(-)$ |
| :---: |
| $P$ |
| $F$ |
| $D$ |

Operand Data Areas

| P: Port specifier |
| :---: |
| 000 or 010 |
| F: Frequency |
| IR, SR, AR, DM, HR, LR, \# |
| D: Duty ratio |
| IR, SR, AR, DM, HR, LR, \# |

## Limitations

## Description

Flags

## Note Refer to 2－5 Pulse Output Functions for more details．

Port Specifier（ $\mathbf{P}$ ）
The port specifier indicates the output bit where the pulses will be output．

| $\mathbf{P}$ | Pulse output location（s） |
| :---: | :--- |
| 000 | Variable duty－ratio pulse output 0（output 01000） |
| 010 | Variable duty－ratio pulse output 1（output 01001） |

## Frequency（ F ）

The 4－digit BCD value of $F$ sets the pulse frequency in units of 0.1 Hz ．The fre－ quency can be set between 0001 and 9999 （ 0.1 to 999.9 Hz ）．

## Duty Ratio（D）

The 4 －digit BCD value of D specifies the duty ratio of the pulse output，i．e．，the
percentage of time that the output is ON．The duty ratio can be set between 0001 and $0100(1 \%$ to $100 \%)$ ．The duty ratio is $75 \%$ in the following diagram．


This instruction is available in the CPM2A／CPM2C only．
P must be 000 or 010，F must be BCD between 0001 and 9999，and D must be BCD between 0001 and 0100.

PWM（一）is used to output pulses with the specified duty ratio from the specified output bit．The pulse output continues until PWM（－）is executed again with a different duty ratio， $\operatorname{INI}(61)$ is executed with $\mathrm{C}=003$ ，or the PC is switched to PROGRAM mode．
In general，PWM（－）should be executed just once to start the pulse output；use the differentiated variation（＠PWM（－））or an input condition that is ON for just one cycle．
Variable duty－ratio pulses can be output simultaneously and independently from two output bits．
When variable duty－ratio pulses are being output from an output bit and PWM $(-)$ is executed for that bit again with a different duty ratio，pulses will con－ tinue being output with the new duty ratio．The frequency cannot be changed．
PWM（一）cannot be executed for an output bit if pulses are already being output from that bit by SPED（64）or ACC（－）．An error will occur and SR 25503 will be turned ON if PWM（－）is executed under these circumstances．

ER：A data area boundary is exceeded．
Indirectly addressed DM word is non－existent．（Content of＊DM word is not BCD，or the DM area boundary has been exceeded．）
$P$ is not 000 or $010, F$ is not $B C D$ between 0001 and 9999 ，or $D$ is not BCD between 0001 and 0100．（The frequency setting in $F$ is read only when starting the pulse output．）
ACC（一）is executed for a bit from which pulses are already being out－ put by ACC（一）or SPED（64）．

PWM（一）is executed in an interrupt subroutine while a pulse I／O or high－speed counter instruction（INI（61），PRV（62），CTBL（63）， $\operatorname{SPED}(64)$ ， $\operatorname{PULS}(65)$ ， $\mathrm{ACC}(-), \mathrm{PWM}(-)$ ，or $\operatorname{SYNC}(-))$ is being executed in the main program．

## 7－27－5 SYNCHRONIZED PULSE CONTROL－SYNC（一）

| Ladder Symbols |
| :---: |
| $\mathrm{SYNC}(-)$ <br> P 1 <br> P 2 <br> C <br> P 1 <br> P 2 <br> C |

## Operand Data Areas

| P1：Input port specifier |
| :---: |
| 000 |


| P2：Output port specifier |
| :---: |
| 000 or 010 |
| C：Scaling factor |
| IR，SR，AR，DM，HR，LR，\＃ |

## Limitations

## Description

## PC Setup Settings and

 General OperationThis instruction is available in the CPM2A／CPM2C only．
P1 must be 000 and P2 must be 000 or 010 ．
SYNC（一）takes the frequency of the input pulse received through the high－ speed counter inputs，multiplies it by a fixed scaling factor，and outputs pulses from the specified output bit at the resulting frequency．

Output frequency $=$ Input frequency $\times$ Scaling factor／100 In general，SYNC（－）should be executed just once each time that synchronized pulse output control needs to be set；use the differentiated variation （＠SYNC（－））or an input condition that is ON for just one cycle．
Note Refer to 2－5 Pulse Output Functions for more details．
Input Port Specifier（P1）
Always set P1 to 000.
Output Port Specifier（P2）
The value of P2 determines where the scaled pulse frequency is output．

| P2 | Pulse output location（s） |
| :---: | :--- |
| 000 | Synchronized pulse output 0（output 01000） |
| 010 | Synchronized pulse output 1 （output 01001） |

## Scaling Factor（C）

The 4 －digit $B C D$ value of $C$ sets the scaling factor by which the input frequency is multiplied．The scaling factor can be set between 0001 and 1000 （ 1 to $1,000 \%$ ）．
The counter input mode for inputs 00000 and 00001 is set in bits 00 to 03 of DM 6642.

| DM 6642 bits 00 to 03 | High－speed counter setting |
| :--- | :--- |
| 0 | Differential phase mode $(5 \mathrm{kHz})$ |
| 1 | Pulse＋direction input mode $(20 \mathrm{kHz})$ |
| 2 | Up／down input mode $(20 \mathrm{kHz})$ |
| 4 | Increment mode $(20 \mathrm{kHz})$ |

## Input Frequency Range

The input frequency range for the synchronized pulse control is set in bits 08 to 15 of DM 6642，as shown in the following table．

| DM 6642 bits 08 to 15 | Function of inputs 00000 and 00001 |
| :--- | :--- |
| 02 | Use for synchronized pulse control（10 to 500 Hz$)$ |
| 03 | Use for synchronized pulse control（20 Hz to 1 kHz$).$ |
| 04 | Use for synchronized pulse control（ 300 Hz to 20 kHz ）． |

Synchronized pulse control cannot be executed unless inputs 00000 to 00003 are set for synchronized pulse control in bits 08 to 15 （settings 02，03，and 04）． An error will occur and SR 25503 will be turned ON if SYNC（一）is executed but DM 6642 is not set for synchronized pulse control．

Flags
The high-speed counter function and pulse output functions cannot be used while synchronized pulse control is in operation. An error will occur and SR 25503 will be turned ON if a related pulse output instruction is executed to use one of these functions while synchronized pulse control is being performed.
If the input frequency exceeds the maximum in the table above, the maximum input frequency for that range will be used. If the input frequency falls below the minimum, an input frequency of 0 Hz will be used.

## Output Frequency Range

The output frequency range is 10 Hz to 10 kHz . If the calculated output frequency (input frequency $\times$ scaling factor/100) exceeds 10 kHz , pulses will be output at 10 kHz . If the calculated output frequency falls below 10 Hz , pulses will not be output ( 0 Hz ).

## Changing the Scaling Factor or Output Port

The scaling factor can be changed while synchronized pulse control is in operation by executing SYNC(-) again with a different scaling factor, but the output port specifier cannot be changed during operation.

## Stopping the Synchronized Pulse Control Output

The synchronized pulse output can be stopped by executing $\mathrm{INI}(61)$ with $\mathrm{C}=005$ or switching the PC to PROGRAM mode.

ER: A data area boundary is exceeded. Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
P 1 is not $000, \mathrm{P} 2$ is not 000 or 010 , or C is not BCD between 0001 and 1000.

SYNC(-) is executed when bits 08 to 15 of DM 6642 are not set for synchronized pulse control.

SYNC(-) is executed in an interrupt subroutine while a pulse I/O or high-speed counter instruction (INI(61), PRV(62), CTBL(63), SPED(64), PULS(65), ACC(-), PWM(-), or SYNC(-)) is being executed in the main program.

## 7-28 Special Instructions

## 7-28-1 MESSAGE DISPLAY - MSG(46)



Description
DM 6649 to DM 6655 cannot be used for FM.
When executed with an ON execution condition, MSG(46) reads eight words of extended ASCII code from FM to $\mathrm{FM}+7$ and displays the message on the Programming Console. The displayed message can be up to 16 characters long, i.e., each ASCII character code requires eight bits (two digits). Refer to Appendix $G$ for the ASCII codes. Japanese katakana characters are included in this code.
If not all eight words are required for the message, it can be stopped at any point by inputting "OD." When OD is encountered in a message, no more words will be read and the words that normally would be used for the message can be used for other purposes.

## Message Buffering and Priority

## Clearing Messages

## Flags

## Example

Up to three messages can be buffered in memory. Once stored in the buffer, they are displayed on a first in, first out basis. Since it is possible that more than three MSG(46)s may be executed within a single cycle, there is a priority scheme, based on the area where the messages are stored, for the selection of those messages to be buffered.
The priority of the data areas is as follows for message display:
$L R>I R>H R>A R>T C>D M$
In handling messages from the same area, those with the lowest address values have higher priority.
In handling indirectly addressed messages (i.e. *DM), those with the lowest final DM addresses have higher priority.

To clear a message, execute FAL(06) 00 or clear it via a Programming Console or the Support Software.
If the message data changes while the message is being displayed, the display will also change.

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)

The following example shows the display that would be produced for the instruction and data given when 00000 was ON . If 00001 goes ON , a message will be cleared.


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | MSG(46) |  |
|  |  | DM |
| 00002 | LD | 0010 |
| 00003 | FAL(06) | 00001 |


| DM contents |  |  |  | ASCII <br> equivalent |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DM 0010 | 4 | 1 | 4 | 2 | A | B |
| DM 0011 | 4 | 3 | 4 | 4 | C | D |
| DM 0012 | 4 | 5 | 4 | 6 | E | F |
| DM 0013 | 4 | 7 | 4 | 8 | G | H |
| DM 0014 | 4 | 9 | 4 | A | I | J |
| DM 0015 | 4 | B | 4 | C | K | L |
| DM 0016 | 4 | D | 4 | E | M | N |
| DM 0017 | 4 | F | 5 | 0 | O | P |

```
ME
GEQEFEMTGMMO
```


## 7-28-2 I/O REFRESH - IORF(97)

| Ladder Symbol | Operand Data Areas |
| :---: | :---: |
|  | St: Starting word |
| IORF(97 | IR 000 to IR 019 |
| St | E: End word |
| E | IR 000 to IR 019 |

Note This instruction is not supported by SRM1(-V2) PCs.
Limitations St must be less than or equal to E .

## Description

To refresh I/O words, specify the first (St) and last (E) I/O words to be refreshed. When the execution condition for $\operatorname{IORF}(97)$ is $\operatorname{ON}$, all words between St and E will be refreshed. This will be in addition to the normal I/O refresh performed during the CPU Unit's cycle.
(If $\mathrm{St}>\mathrm{E}$, IORF(97) will be treated as NOP(00).)
Normally, I/O refreshing is performed just once each cycle at the end of program execution, but IORF(97) can be used to refresh I/O words immediately during program execution.

Caution Although $\operatorname{IORF}(97)$ can be used in interrupt subroutines, you must be careful of the interval between IORF(97) executions. If IORF(97) is executed to frequently, a fatal system error may occur (FALS 9F), stopping operation. The interval between executions of $\operatorname{IORF}(97)$ should be at least $1.3 \mathrm{~ms}+$ total execution time of the interrupt subroutine.

Flags

Flags

## 7-28-3 BIT COUNTER - BCNT(67)

## Ladder Symbols



Operand Data Areas

| $\mathbf{N}:$ Number of words (BCD) |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

SB: Source beginning word
IR, SR, AR, DM, HR, TC, LR
R: Destination word
IR, SR, AR, DM, HR, TC, LR

Note BCNT(67) is an expansion instruction in the CPM2A/CPM2C and SRM1(-V2). The function code 67 is the factory setting and can be changed for if desired.

## Limitations

## Description

Flags

N cannot be 0 .
DM 6144 to DM 6655 cannot be used for R.
When the execution condition is OFF, BCNT(67) is not executed. When the execution condition is $\mathrm{ON}, \mathrm{BCNT}(67)$ counts the total number of bits that are ON in all words between SB and $\mathrm{SB}+(\mathrm{N}-1)$ and places the result in R .

ER: $\quad N$ is not $B C D$, or $N$ is 0 ; $S B$ and $S B+(N-1)$ are not in the same area.
A DM address is used for SB, but SB through $\mathrm{SB}+(\mathrm{N}-1)$ are not all in read/write DM.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
EQ: $\quad \mathrm{ON}$ when the result is 0 .

## 7-28-4 FRAME CHECKSUM - FCS(一)

## Ladder Symbols



Operand Data Areas

| C: Control data |
| :---: |
| IR, SR, AR, DM, HR, LR, \# |


| $\mathbf{R}_{1}$ : :irst word in range |
| :---: |
| IR, SR, AR, DM, HR, TC, LR |

D: First destination word
IR, SR, AR, DM, HR, LR

$$
\begin{array}{ll}
\text { Limitations } & \text { This instruction is available in the CPM2A/CPM2C/SRM1(-V2) only. } \\
\text { The } 3 \text { rightmost digits of } C \text { must be BCD between } 001 \text { and } 999 \text {. } \\
\text { DM } 6144 \text { to } \mathrm{DM} 6655 \text { cannot be used for } \mathrm{D} \text {. } \\
\text { Fescription } & \text { FCS(-) can be used to check for errors when transferring data through commu- } \\
\text { nications ports. } \\
\text { When the execution condition is OFF, FCS(-) is not executed. When the } \\
\text { execution condition is ON, FCS(-) calculates the frame checksum of the speci- } \\
\text { fied range by exclusively ORing either the contents of words } \mathrm{R}_{1} \text { to } \mathrm{R}_{1}+\mathrm{N}-1 \text { or the } \\
\text { bytes in words } \mathrm{R}_{1} \text { to } \mathrm{R}_{1}+\mathrm{N}-1 \text {. The frame checksum value (hexadecimal) is then } \\
\text { converted to ASCCII and output to the destination words ( } \mathrm{D} \text { and } \mathrm{D}+1 \text { ). } \\
\text { The function of bits in } \mathrm{C} \text { are shown in the following diagram and explained in } \\
\text { more detail below. }
\end{array}
$$



## Number of Items in Range

## Calculation Units

The number of items within the range $(\mathrm{N})$ is contained in the 3 rightmost digits of C, which must be BCD between 001 and 999.

The frame checksum of words will be calculated if bit 13 is OFF and the frame checksum of bytes will be calculated if bit 13 is ON .
If bytes are specified, the range can begin with the leftmost or rightmost byte of $R_{1}$. The leftmost byte of $R_{1}$ will not be included if bit 12 is ON.

| MSB LSB |  |  |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | 1 | 2 |
| $\mathrm{R}_{1}+1$ | 3 | 4 |
| $\mathrm{R}_{1}+2$ | 5 | 6 |
| $\mathrm{R}_{1}+3$ | 7 | 8 |
| $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ |

When bit 12 is OFF the bytes will be ORed in this order: $1,2,3,4, \ldots$.
When bit 12 is ON the bytes will be ORed in this order: $2,3,4,5, \ldots$.
The byte frame checksum calculation yields a 2-digit hexadecimal value which is converted to its 4 -digit ASCII equivalent. The word frame checksum calculation
yields a 4-digit hexadecimal value which is converted to its 8-digit ASCII equivalent, as shown below.

Byte frame checksum value


Word frame checksum value


Flags

## Example

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.) The number of items is not 001 to 999 BCD.

When IR 00000 is ON in the following example, the frame checksum (0008) is calculated for the 8 words from DM 0000 to DM 0007 and the ASCII equivalent (30 303038 ) is written to DM 0010 and DM 0011.


| Address | Instruction | Operands |  |
| :---: | :--- | :---: | :---: |
| 00000 | LD |  | 00000 |
| 00001 | $@$ FCS(-) |  |  |
|  |  | $\#$ | 0008 |
|  |  | DM | 0000 |
|  |  | DM | 0010 |



## 7-29 Interrupt Control Instructions

This section describes the operation of INT(89) and STIM(69). For general information on interrupt processing in CPM1/CPM1A, CPM2A/CPM2C, or SRM1(-V2) PCs refer to the section shown in the following table.

| PC | Reference |
| :--- | :--- |
| CPM1/CPM1A | See 2-3 CPM1/CPM1A Interrupt Functions. |
| CPM2A/CPM2C | See 2-1 CPM2A/CPM2C Interrupt Functions. |
| SRM1(-V2) | See 2-4 SRM1 Interrupt Functions. |

## 7-29-1 INTERRUPT CONTROL - INT(89)

## Ladder Symbols



| C1: Control code |
| :---: |
| $\#(000$ to 004,100, or 200$)$ |


| 000: No function |
| :---: |
| 000 |


| C2: Control data |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

Note This instruction is not supported by SRM1(-V2) PCs.

## Limitations <br> Description

## Mask/Unmask Interrupt Inputs (C1=000)

## Clear Interrupt Inputs (C1=001)

DM 6144 to DM 6655 cannot be used for C 2 when C1=002.
When the execution condition is OFF, $\operatorname{INT}(89)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{INT}(89)$ is used to control interrupts and performs one of the seven functions shown in the following table depending on the value of C1.

| C1 |  |
| :--- | :--- |
| 000 | Mask/unmask interrupt inputs |
| 001 | Clear interrupt inputs |
| 002 | Read current mask status of interrupt inputs |
| 003 | Restart decrementing counter and unmask interrupt |
| $004^{*}$ | Restart incrementing counter and unmask interrupt |
| 100 | Mask all interrupts |
| 200 | Unmask all interrupts |

Note *This setting can be used in CPM2A/CPM2C PCs only.
This function is used to mask and unmask interrupt inputs 00003 to 00006. Masked inputs are recorded, but ignored. When an input is masked, the interrupt program for it will be run as soon as the bit is unmasked (unless it is cleared beforehand by executing $\operatorname{INT}(89)$ with $\mathrm{C} 1=001$ ).
Set the corresponding bit in C 2 to 0 or 1 to unmask or mask an interrupt input. Bits 00 to 03 correspond to 00003 to 00006 . Bits 04 to 15 should be set to 0 .


All of the interrupt inputs are masked at the start of PC operation, so the inputs must be unmasked in order to be used.

This function is used to clear interrupt inputs 00003 to 00006 . Since interrupt inputs are recorded, masked interrupts will be serviced as soon as the mask is removed unless they are cleared first.
Set the corresponding bit in C 2 to 1 to clear an I/O interrupt input. Bits 00 to 03 correspond to 00003 to 00006 . Bits 04 to 15 should be set to 0 .


This function reads the current mask status for interrupt inputs 00003 to 00006 and writes that information to word C2. The corresponding bit will be ON if the input is masked. (Bits 00 to 03 correspond to 00003 to 00006 .)

Word C2 bits: 3210


These functions are used to restart interrupt inputs (counter mode) by refreshing the counter SV (in SR 240 to SR 243) and unmasking the interrupt input (00003 to 00006).


> Restart Counter and Unmask Interrupt (C1=003 or C1=004)

Set C1=3 to restart decrementing counters or $\mathrm{C} 1=4$ (CPM2A/CPM2C PCs only) to restart incrementing counters.
Set the corresponding bit in C 2 to 0 to refresh the input's counter SV and unmask the interrupt. (Bits 00 to 03 correspond to 00003 to 00006.)


Use the differentiated variation (@INT(89)) or an input condition that is ON for just one cycle when executing $\operatorname{INT}(89)$ with $\mathrm{C} 1=003$ or $\mathrm{C} 1=004$. The counter PV will be reset to the SV if INT(89) is executed while the counter is operating, so the interrupt will never be generated if INT(89) is executed every cycle.
When $\operatorname{INT}(89)$ is executed with $\mathrm{C} 1=003$ or $\mathrm{C} 1=004$ and the SV word contains a non-zero SV (0001 to FFFF), the corresponding counter will begin operating (decrementing or incrementing) and the corresponding interrupt will be enabled in counter mode. When the count reaches the SV, an interrupt will be generated and the PV will be returned to the SV, so interrupts will be generated repeatedly until the counter is stopped.
Writing 0000 to a counter's SV word (SR 240 to SR 243) and executing INT(89) to refresh the SV will stop the counter and disable the corresponding interrupt. To restart the counter, write the non-zero SV to its SV word and execute INT(89). (The SV words are reset to 0000 at the start of operation, so the counter's SV must be written to its SV word from the ladder program.)
When an interrupt has already been enabled (unmasked), the SV cannot be refreshed just by writing a new value to the SV word. Refresh the SV by executing INT(89) with C1=003 (C1=004 for an incrementing counter).
A counter mode interrupt can be masked by executing INT(89) with C1=000 and the corresponding bit in C 2 set to 1 , but an input will operate in interrupt input mode, not counter mode, when its corresponding bit in C 2 is set to 0 .

## Masking or Unmasking All Interrupts <br> (C1=100 or C1=200)

All interrupts, including input interrupts, interval timer interrupts, and high-speed counter interrupts, can be masked or unmasked as a group by executing INT(89) with $\mathrm{C} 1=100$ or $\mathrm{C} 1=200$. The masked inputs are recorded, but ignored. The global mask is in addition to any masks on the individual types of interrupts. Furthermore, clearing the masks for all interrupts does not clear the masks on the individual types of interrupts, but restores them to the masked conditions that existed before INT(89) was executed to mask them as a group.
Do not use INT(89) to mask interrupts unless it is necessary to temporarily mask all interrupts. Always use INT(89) instructions in pairs to do so, using the first INT(89) instruction to mask all interrupts and the second one to unmask all interrupts.
INT(89) cannot be used to mask and unmask all interrupts from within interrupt routines.
Masking Interrupts (C1=100)
Use the INT(89) instruction with $\mathrm{C} 1=100$ to mask all interrupts.


If an interrupt is generated while interrupts are masked, interrupt processing will not be executed but the interrupt will be recorded for the input, interval timer, and high-speed counter interrupts. The interrupts will then be serviced as soon as interrupts are unmasked.

Unmasking Interrupts (C1=200)
Use the $\operatorname{INT}(89)$ instruction with $\mathrm{C} 1=200$ to unmask interrupts as follows:


Flags
ER: A data area boundary is exceeded.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
C1 is not 000 to 004,100 , or 200.
C 2 is not 0000 to 000 F .
INT(89) is executed with $\mathrm{C} 1=100$ or $\mathrm{C} 1=200$ while an interrupt program was being executed.
INT(89) is executed with $\mathrm{C} 1=100$ when all inputs were already masked.
C1=200 when inputs were not all unmasked.

## 7-29-2 INTERVAL TIMER - STIM(69)

## Ladder Symbols




Operand Data Areas

| C1: Control data \#1 |
| :---: |
| 000 to 008,010 to 012 |
| C2: Control data \#2 |
| IR, SR, AR, DM, HR, TC, LR, \# |


| C3: Control data \#3 |
| :---: |
| IR, SR, AR, DM, HR, TC, LR, \# |

Note STIM(69) is an expansion instruction in the CPM2A/CPM2C and SRM1(-V2). The function code 69 is the default setting and can be changed if desired.

Limitations

## Description

Starting Interrupt Timers (C1= 000 or 003)

C1 must be 000, 003, 006. or 010.
If $C 1$ is 000 or $003, \mathrm{C} 3$ represents a BCD subroutine number up to 0049.
If C1 is 006, constants cannot be used for C2 or C3.
If C1 is 010 , both C 2 and C 3 must be set to 000 .
STIM(69) is used to control the interval timers by performing four basic functions: starting the timer for a one-shot interrupt, starting the timer for scheduled interrupts, reading the timer's PV, and stopping the timer. Set the value of C1 to specify which of these functions will be performed, as shown in the following table. Refer to Section 2 Special Features for more detailed descriptions of using interval timer interrupts. STIM(69) is also described in more detail after the table.

| C1 value | Function |
| :--- | :--- |
| 000 | Starts the one-shot interrupt timer. |
| 003 | Starts the scheduled interrupt timer. |
| 006 | Reads the timer PV. |
| 010 | Stops the timer. |

Set C1=000 to activate the one-shot interrupt timer. Set C1=003 to start the scheduled interrupt timer.

Reading the Timer PV (C1=006)

Stopping the Timer (C=010)

Flags

C2, which specifies the timer's SV, can be a constant or the first of two words containing the SV. The settings are slightly different depending on the method used.

## C2 $=$ Constant

If C 2 is a constant, it specifies the SV of the decrementing counter in BCD. The setting range is 0000 to 9999 ( 0 to 9.999 ms ). (The timing units are fixed at 1 ms .) C3 specifies subroutine number: 0000 to 0049.

## C2 $=$ Word Address

If C2 is a word address, the content of C2 contains the SV of the decrementing counter (BCD, 0000 to 9999).
The content of C2+1 specifies the timing units (BCD, 0005 to 0320 ) in units of 0.1 ms . The decrementing time interval can thus be 0.5 to 32 ms .

The timer SV is: (the content of C2) $\times$ (the content of $\mathrm{C} 2+1$ ) $\times 0.1 \mathrm{~ms}$.
C3 specifies subroutine number: 0000 to 0049.
Set C1=006 to read the timer PV.
C2 specifies the first of two destination words that will receive the timer's PV. C2 receives the number of times the decrementing counter has been decremented (hexadecimal, 0000 to 9999 ) and $\mathrm{C} 2+1$ receives the timing units (BCD in 0.1 ms units).
C3 specifies the destination word that receives the time which has elapsed since the last time the timer was decremented (BCD in 0.1 ms units).

Note The time that has elapsed since the timer was started is computed as follows: $(($ Content of C2) $\times($ Content of C2+1)) $+(($ Content of C3)) $\times 0.1 \mathrm{~ms}$

Set $\mathrm{C} 1=010$ to stop the timer. C 2 and C 3 have no function and should both be set to 000 .

ER: $\quad \mathrm{C} 1$ is not 000, 003, 006, or 010.
A specified subroutine number is not between 0000 and 0049.
Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
A data area boundary has been exceeded.

## 7-30 Communications Instructions

## 7-30-1 RECEIVE - RXD(47)



Operand Data Areas


## Limitations

This instruction is available in the CPM2A/CPM2C and SRM1(-V2) only. D and $\mathrm{D}+(\mathrm{N} \div 2)-1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for D or N.

N must be BCD from \#0000 to \#0256. (\#0000 to \#0061 in Host Link mode)

## Description

## Control Word

Flags
ER: The settings in C are not correct.
N is greater than 256.
The PC Setup is not set for no-protocol mode.
RXD(47) is already being executed.
AR 08: AR 0806 will be turned ON when data has been received normally at the RS-232C port. Reset when $\operatorname{RXD}(47)$ is executed.

AR 0814 will be turned ON when data has been received normally at the peripheral port. Reset when $\operatorname{RXD}(47)$ is executed.
AR 09: Contains the number of bytes received at the RS-232C port. Reset to 0000 when $\mathrm{RXD}(47)$ is executed.

AR 10: Contains the number of bytes received at the peripheral port. Reset to 0000 when $\mathrm{RXD}(47)$ is executed.

Note Communications flags and counters can be cleared either by specifying 0000 for N or using the Port Reset Bits (SR 25208 for peripheral port and SR 25209 for RS-232C port.)

## 7-30-2 TRANSMIT - TXD(48)



## Limitations

## Description

## Host Link Mode

This instruction is available in the CPM2A/CPM2C and SRM1(-V2) only. S and $\mathrm{S}+(\mathrm{N} \div 2)-1$ must be in the same data area.
DM 6144 to DM 6655 cannot be used for S or N.
N must be BCD from \#0000 to \#0256. (\#0000 to \#0061 in Host Link mode)
When the execution condition is OFF, $\operatorname{TXD}(48)$ is not executed. When the execution condition is $\mathrm{ON}, \operatorname{TXD}(48)$ reads N bytes of data from words S to $\mathrm{S}+(\mathrm{N} \div 2)-1$, converts it to ASCII, and outputs the data from the specified port. TXD(48) operates differently in Host Link mode and RS-232C mode, so these modes are described separately.

Note 1. Flag AR 0805 will be ON when the PC is capable of transmitting data through the RS-232C port and AR 0813 will be ON when the PC is capable of transmitting data through the peripheral port.
2. Refer to 4-1 Communications Functions for details on using the $\operatorname{TXD}(48)$ instruction, setting communications protocol in the PC Setup, etc.

N must be BCD from \#0000 to \#0061 (i.e., up to 122 bytes of ASCII). The value of the control word determines the port from which data will be output, as shown below.


The specified number of bytes will be read from $S$ through $S+(N / 2)-1$, converted to ASCII, and transmitted through the specified port. The bytes of source data shown below will be transmitted in this order: 12345678...

|  | MSB LSB |  |
| :--- | :---: | :---: |
| $S$ | 1 | 2 |
| $S+1$ | 3 | 4 |
| $S+2$ | 5 | 6 |
| $S+3$ | 7 | 8 |
| $!$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ |

The following diagram shows the format for Host Link command (TXD) sent from the CPM2A/CPM2C. The CPM2A/CPM2C automatically attaches the prefixes and suffixes, such as the node number, header, and FCS.


RS-232C Mode

## Control Word

Flags
ER: The settings in C are not correct.
$N$ is greater than 256 for no-protocol mode or greater than 61 for Host Link mode.

The PC Setup is not set for the correct communications mode．
Indirectly addressed DM word is non－existent．（Content of＊DM word is not BCD，or the DM area boundary has been exceeded．）

TXD（48）is already being executed．
AR 08：AR 0805 will be turned $O N$ when it is possible to transmit through the RS－232C port．AR 0813 will be turned ON when it is possible to transmit through the peripheral port．

## 7－30－3 CHANGE RS－232C SETUP－STUP（一）



## Limitations

## Description

This instruction is available in the CPM2A／CPM2C and SRM1（－V2）only． N must be 000 ．
$S$ and $\mathrm{S}+4$ must be in the same data area．
（S can be set to \＃0000 to change the RS－232C settings to their defaults．）
STUP（－）can＇t be executed within an interrupt subroutine．
When the execution condition is OFF，STUP（－）is not executed．When the execution condition is ON，STUP（－）changes the PC Setup settings for the built－in RS－232C port．The settings are changed in the PC Setup，but they are not written to flash memory until the PC is switched to PROGRAM mode（from RUN or MONITOR mode）or the PC is turned OFF and then ON again．
In CPM2A／CPM2C and SRM1（－V2）PCs，N must be 000 because STUP（－）can change the RS－232C Setup for the built－in RS－232C port（DM 6645 to DM 6649） only．
If $S$ is a word address，the contents of $S$ through $S+4$ are copied to DM 6645 to DM 6649.

If $S$ is input as the constant \＃0000，the settings for the built－in RS－232C port are returned to their default values．

| S | Function |
| :--- | :--- |
| Word address | The contents of S through S＋4 are copied to DM 6645 through <br> DM 6649． |
| Constant（\＃0000） | The settings in DM 6645 through DM 6649 are returned to their <br> default values． |

1．The Changing RS－232C Setup Flag（SR 25312）will be ON while STUP（一） is being executed；it is turned OFF when STUP（一）is completed．
2．In the CPM2A／CPM2C，an error will occur and STUP（一）will not be execut－ ed if the Communications Switch on the front of the CPU Unit is ON．When this switch is ON，RS－232C communications are governed by the default settings．

## Application Example

Flags

This example shows a program that transfers the contents of DM 0100 through DM 0104 to the PC Setup area for the built-in RS-232C port (DM 6645 through DM 6649).


| Address | Instruction | Operands |
| :---: | :--- | ---: |
| 00000 | LD | 00000 |
| 00001 | $@ \operatorname{STUP}(-)$ |  |
|  |  | 000 |
|  |  | DM |
|  |  | 0100 |

The settings are transferred as shown below. The Changing RS-232C Setup Flag (SR 25312) will be turned OFF when the transfer has been completed.
The following table shows the function of the transferred setup data.

| Source <br> word | Destination <br> word | Content | Function |
| :--- | :--- | :--- | :--- |
| DM 0100 | DM 6645 | 1001 | Enables the communications settings in DM <br> 0101 and sets the communications mode to <br> no-protocol. |
| DM 0101 | DM 6646 | 0803 | Sets the following communications settings: <br> 9,600 bps, 1 start bit, 8-bit data, 1 stop bit, <br> no parity |
| DM 0102 | DM 6647 | 0000 | No transmission delay (0 ms) |
| DM 0103 | DM 6648 | 2000 | Enables the end code CR, LF. |
| DM 0104 | DM 6649 | 0000 | (No function when DM 6648 is set to 2000.) |

ER: Indirectly addressed DM word is non-existent. (Content of *DM word is not BCD, or the DM area boundary has been exceeded.)
The port specifier ( N ) isn't 000.
In the CPM2A/CPM2C, the Communications Switch on the front of the CPU Unit is ON.
Another STUP(-) instruction is already being executed or event processing is being performed.
The specified source words exceed the data area.
The instruction was executed from an interrupt program.
The PC Setup is write-protected.

## SECTION 8 PC Operations and Processing Time

This section explains the internal processing of the CPM1, CPM1A, CPM2A, CPM2C, and SRM1(-V2), as well as the time required for processing and execution. Refer to this section to gain an understanding of the precise timing of PC operation.
8-1 CPM1/CPM1A Cycle Time and I/O Response Time ..... 512
8-1-1 The CPM1/CPM1A Cycle ..... 512
8-1-2 CPM1/CPM1A Cycle Time ..... 513
8-1-3 I/O Response Time ..... 514
8-1-4 One-to-one PC Link I/O Response Time ..... 515
8-1-5 Interrupt Processing Time ..... 517
8-1-6 CPM1/CPM1A Instruction Execution Times ..... 518
8-2 CPM2A/CPM2C Cycle Time and I/O Response Time ..... 523
8-2-1 CPM2A/CPM2C Cycle Time ..... 523
8-2-2 I/O Response Time ..... 524
8-2-3 One-to-one PC Link I/O Response Time ..... 525
8-2-4 Interrupt Processing Time ..... 527
8-2-5 CPM2A/CPM2C Instruction Execution Times ..... 528
8-3 SRM1(-V2) Cycle Time and I/O Response Time ..... 537
8-3-1 The SRM1(-V2) Cycle ..... 537
8-3-2 SRM1(-V2) Cycle Time ..... 538
8-3-3 I/O Response Time ..... 540
8-3-4 One-to-one PC Link I/O Response Time ..... 541
8-3-5 Interrupt Processing Time ..... 542
8-3-6 SRM1(-V2) Instruction Execution Times ..... 543

## 8-1 CPM1/CPM1A Cycle Time and I/O Response Time

## 8-1-1 The CPM1/CPM1A Cycle

The overall flow of CPM1/CPM1A operation is as shown in the following flowchart.


Note Initialization processes include clearing the IR, SR, and AR areas, presetting system timers, and checking I/O Units.

## 8-1-2 CPM1/CPM1A Cycle Time

The processes involved in a single CPM1/CPM1A cycle are shown in the following table, and their respective processing times are explained.

| Process | Content | Time requirements |
| :--- | :--- | :--- |
| Overseeing | $\begin{array}{l}\text { Setting cycle watchdog timer, I/O bus check, UM } \\ \text { check, clock refreshing, refreshing bits allocated to } \\ \text { new functions, etc. }\end{array}$ | 0.6 ms |
| Program execution | User program is executed. | $\begin{array}{l}\text { Total time for executing instructions. } \\ \text { (Varies according to content of user's } \\ \text { program.) }\end{array}$ |
| Cycle time calculation | $\begin{array}{l}\text { Standby until set time, when minimum cycle time is } \\ \text { set in DM 6619 of PC Setup. } \\ \text { Calculation of cycle time. }\end{array}$ | $\begin{array}{l}\text { Almost instantaneous, except for } \\ \text { standby processing. }\end{array}$ |
| I/O refresh | $\begin{array}{l}\text { Input information is read to input bits. } \\ \text { Output information (results of executing program) is } \\ \text { written to output bits. }\end{array}$ | $\begin{array}{l}10-\text { point CPU : } \\ 20-p o i n t ~ C P U: ~\end{array} \quad 0.06 \mathrm{~ms}$ |
| $30-$ point CPU: |  |  |
| Expansion I/O Unit: 0.3 ms |  |  |
| 0.3 ms |  |  |$]$| $0.26 \mathrm{~ms} \mathrm{min.,5} \mathrm{\%} \mathrm{or} \mathrm{less} \mathrm{of} \mathrm{cycle}$ |
| :--- |
| time up to 66 ms (see note) |

Note The percentage of the cycle allocated to peripheral port servicing can be changed in the PC Setup (DM 6617).

Cycle Time and Operations
The effects of the cycle time on CPM1/CPM1A operations are as shown below. When a long cycle time is affecting operation, either reduce the cycle time or improve responsiveness with interrupt programs.

| Cycle time | Operation conditions |
| :--- | :--- |
| 10 ms or longer | TIMH(15) may be inaccurate when TC 004 through TC 127 are used (operation will be normal for <br> TC 000 through TC 003). |
| 20 ms or longer | Programming using the 0.02-second Clock Bit (SR 25401) may be inaccurate. |
| 100 ms or longer | TIM may be inaccurate. Programming using the 0.1-second Clock Bit (SR 25500) may be inaccu- <br> rate. A CYCLE TIME OVER error is generated (SR 25309 will turn ON). See note 1. |
| 120 ms or longer | The FALS 9F monitoring time SV is exceeded. A system error (FALS 9F) is generated, and opera- <br> tion stops. See note 2. |
| 200 ms or longer | Programming using the 0.2-second Clock Bit (SR 25501) may be inaccurate. |

Note 1. The PC Setup (DM 6655) can be used to disable detection of CYCLE TIME OVER error.
2. The cycle monitoring time can be changed in the PC Setup (DM 6618).

## Cycle Time Example

In this example, the cycle time is calculated for a CPM1/CPM1A CPU Unit with $20 \mathrm{I} / \mathrm{O}$ points ( 12 input points and 8 output points). The I/O is configured as follows:

Inputs: 1 word (00000 to 00011)
Outputs: 1 word (01000 to 01007)
The rest of the operating conditions are assumed to be as follows:
User's program:500 instructions (consists of only LD and OUT)
Cycle time: Variable (no minimum set)

The average processing time for a single instruction in the user's program is assumed to be $2.86 \mu \mathrm{~s}$. The cycle times are as shown in the following table.

| Process | Calculation method | Time with <br> Programming Device | Time without <br> Programming Device |
| :--- | :--- | :--- | :--- |
| 1. Overseeing | Fixed | 0.6 ms | 0.6 ms |
| 2. Program execution | $2.86 \times 500(\mu \mathrm{~s})$ | 1.43 ms | 1.43 ms |
| 3. Cycle time calculation | Negligible | 0 ms | 0 ms |
| 4. I/O refresh | $0.01 \times 1+0.005 \times 1(\mu \mathrm{~s})$ | 0.06 ms | 0.06 ms |
| 5. Peripheral port servicing | Minimum time | 0.26 ms | 0 ms |
| Cycle time | $(1)+(2)+(3)+(4)+(5)$ | 2.35 ms | 2.09 ms |

Note 1. The cycle time can be read from the PC via a Programming Device.
2. The maximum and current cycle time are stored in AR 14 and AR 15.
3. The cycle time can vary with actual operating conditions and will not necessarily agree precisely with the calculated value.

## 8-1-3 I/O Response Time

The I/O response time is the time it takes after an input signal has been received (i.e., after an input bit has turned ON) for the PC to check and process the information and to output a control signal (i.e., to output the result of the processing to an output bit). The I/O response time varies according to the timing and processing conditions.
The minimum and maximum I/O response times are shown here, using the following program as an example.


The following conditions are taken as examples for calculating the I/O response times.

| Input ON delay: | 8 ms (input time constant: default setting) |
| :--- | :--- |
| Overseeing time: | 1 ms (includes I/O refresh for CPM1A) |
| Instruction execution time: | 14 ms |
| Output ON delay: | 10 ms |
| Peripheral port: | Not used. |

Minimum I/O Response Time The CPM1/CPM1A responds most quickly when it receives an input signal just prior to I/O refreshing, as shown in the illustration below.


Maximum I/O Response Time The CPM1/CPM1A takes longest to respond when it receives the input signal just after the input refresh phase of the cycle, as shown in the illustration below. In that case, a delay of approximately one cycle will occur.


## 8-1-4 One-to-one PC Link I/O Response Time

When two CPM1/CPM1As are linked 1:1, the I/O response time is the time required for an input executed at one of the CPM1/CPM1As to be output to the other CPM1/CPM1A by means of 1:1 PC Link communications.
The minimum and maximum I/O response times are shown here, using as an example the following instructions executed at the master and the slave. In this example, communications proceed from the master to the slave.


The following conditions are taken as examples for calculating the I/O response times. In CPM1/CPM1A PCs, LR area words LR 00 to LR 15 are used in 1:1 data links and the transmission time is fixed at 12 ms .

| Input ON delay: | 8 ms (input time constant: default setting) |
| :--- | :--- |
| Master cycle time: | 10 ms |
| Slave cycle time: | 15 ms |
| Output ON delay: | 10 ms |
| Peripheral port: | Not used. |

Minimum I/O Response Time The CPM1/CPM1A responds most quickly under the following circumstances:
1, 2, 3... 1. The CPM1/CPM1A receives an input signal just prior to the input refresh phase of the cycle.
2. The Master's communications servicing occurs just as the Master-to-Slave transmission begins.
3. The Slave's communications servicing occurs just after the transmission is completed.


Calculation formula $=$ Input ON response time + Master's cycle time + Slave's cycle time + Output ON response time
Maximum I/O Response Time The CPM1/CPM1A takes the longest to respond under the following circumstances:

1, 2, 3... 1. The CPM1/CPM1A receives an input signal just after the input refresh phase of the cycle.
2. The Master's communications servicing just misses the Master-to-Slave transmission.
3. The transmission is completed just after the Slave's communications servicing ends.

I/O Maximum Response Time Input ON response time + Master's cycle time x 2 + Transmission time x 3 + Output ON response time


## 8-1-5 Interrupt Processing Time

This section explains the processing times involved from the time an interrupt is executed until the interrupt processing routine is called, and from the time an interrupt processing routine is completed until returning to the initial location. This explanation applies to input interrupts, interval timer interrupts, and high-speed counter interrupts.

1, 2, 3... 1. Source of interrupt
2. Interrupt ON delay
3. Wait for completion of interrupt-mask processing
4. Change to interrupt processing
5. Interrupt routing (CPM1A only)
6. Return to initial location

The table below shows the times involved from the generation of an interrupt signal until the interrupt processing routine is called, and from when the interrupt processing routine is completed until returning to the original position.

| Item | Contents | Time |
| :--- | :--- | :--- |
| Interrupt ON delay | This is the delay time from the time the interrupt input bit turns ON until the <br> time that the interrupt is executed. This is unrelated to other interrupts. | $100 \mu \mathrm{~s}$ |
| Wait for completion of <br> interrupt-mask processing | This is the time during which interrupts are waiting until processing has <br> been completed. This situation occurs when a mask processes is <br> executed. It is explained below in more detail. | See below. |
| Change to interrupt <br> processing | This is the time it takes to change processing to an interrupt. | $30 \mu \mathrm{~s}$ |
| Return | This is the time it takes, from execution of RET(93), to return to the proces- <br> sing that was interrupted. | $30 \mu \mathrm{~s}$ |

## Mask Processing

Interrupts are masked during processing of the operations described below. Until the processing is completed, any interrupts will remain masked for the indicated times.
Generation and clearing of non-fatal errors:
When a non-fatal error is generated and the error contents are registered at the CPM1, or when an error is being cleared, interrupts will be masked for a maximum of $100 \mu \mathrm{~s}$ until the processing has been completed.
Online editing:
Interrupts will be masked for a maximum of 600 ms (i.e.: editing DM 6144 to DM 6655) when online editing is executed during operation. In addition, the system processing may have to wait for a maximum of $170 \mu$ s during this processing.

## Example Calculation

This example shows the interrupt response time (i.e., the time from when the interrupt input turns ON until the start of the interrupt processing routine) when input interrupts are used under the conditions shown below.

| Minimum Response Time |  |
| :--- | ---: |
| $\quad$ Interrupt ON delay: | $100 \mu \mathrm{~s}$ |
| $\quad$ Interrupt mask standby time: | $0 \mu \mathrm{~s}$ |
| $+\quad$ Change-to-interrupt processing: | $30 \mu \mathrm{~s}$ |
| $\quad$ Minimum response time: | $130 \mu \mathrm{~s}$ |
| Maximum Response Time |  |
| (Except for the Online Editing of DM 6144 to DM66 |  |
| $\quad$ Interrupt ON delay: | $100 \mu \mathrm{~s}$ |
| $\quad$ Interrupt mask standby time: | $170 \mu \mathrm{~s}$ |
| $\quad$ Change-to-interrupt processing: | $30 \mu \mathrm{~s}$ |
| Maximum response time: | $300 \mu \mathrm{~s}$ |

In addition to the response time shown above, the time required for executing the interrupt processing routine itself and a return time of $30 \mu \mathrm{~s}$ must also be accounted for when returning to the process that was interrupted.

## 8-1-6 CPM1/CPM1A Instruction Execution Times

The following table lists the execution times for CPM1/CPM1A instructions.

## Basic Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RSET | IL | JMP |
| ---- | $\begin{aligned} & \hline \text { LD } \\ & \text { LD NOT } \end{aligned}$ | 1.72 | Any | --- |  |  |
| --- | AND <br> AND NOT <br> OR <br> OR NOT | 1.32 |  |  |  |  |
| ---- | AND LD OR LD | 0.72 |  |  |  |  |
| ---- | OUT OUT NOT | 4.0 |  |  |  |  |
| --- | SET | 5.8 |  |  |  |  |
| --- | RSET | 5.9 |  |  |  |  |
| --- | TIM | 10.0 | Constant for SV | 16.2 | 16.0 | 6.4 |
|  |  |  | *DM for SV | 31.4 | 31 | 6.4 |
| --- | CNT | 12.5 | Constant for SV | 14.1 | 6.2 | 6.6 |
|  |  |  | *DM for SV | 29.1 | 6.2 | 6.6 |

## Special Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NOP | 0.36 | Any |  |  |  |
| 01 | END | 10.8 |  |  |  |  |
| 02 | IL | 4.6 |  | 2.6 |  |  |
| 03 | ILC | 3.6 |  | 3.6 |  |  |
| 04 | JMP | 4.3 |  | 2.4 |  |  |
| 05 | JME | 4.7 |  | 4.7 |  |  |
| 06 | FAL | 38.5 |  | 5.5 |  |  |
| 07 | FALS | 5.0 |  | 5.4 |  |  |
| 08 | STEP | 14.9 |  | 11.1 |  |  |
| 09 | SNXT | 14.2 |  | 7.6 |  |  |
| 10 | SFT | 21.9 | With 1-word shift register | Reset | IL | JMP |
|  |  |  |  | 19.7 | 2.6 | 2.6 |
|  |  | 34.1 | With 10-word shift register | 26.5 | 2.6 | 2.6 |
|  |  | 93.6 | With 100-word shift register | 60.1 | 2.6 | 2.6 |
| 11 | KEEP | 6.2 | Any | Reset | IL | JMP |
|  |  |  |  | 6.1 | 3.1 | 3.1 |
| 12 | CNTR | 25.8 | Constant for SV | Reset | IL | JMP |
|  |  |  |  | 16.8 | 12.2 | 12.2 |
|  |  | 41.2 | *DM for SV |  |  |  |
| 13 | DIFU | 11.8 | Any | Shift | IL | JMP |
|  |  |  |  | 10.1 | 12.2 | 12.2 |
| 14 | DIFD | 11.0 | Any | Shift | IL | JMP |
|  |  |  |  | 10.0 | 9.9 | 2.3 |


| Code | Mnemonic | ON execution | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | TIMH |  |  | Reset | IL | JMP |
|  |  | 19.0 | Regular execution, constant for SV | 25.7 | 28.4 | 15.8 |
|  |  | 20.2 | Interrupt execution, constant for SV |  |  |  |
|  |  | 19.0 | Regular execution, *DM for SV | 41.2 | 43.6 | 15.8 |
|  |  | 20.2 | Interrupt execution, *DM for SV |  |  |  |
| 16 | WSFT | 29.2 | With 1-word shift register | 5.6 |  |  |
|  |  | 40.7 | With 10-word shift register |  |  |  |  |  |
|  |  | 1.42 ms | With 1,024-word shift register using *DM |  |  |  |  |  |
| 17 | ASFT | 29.6 | Shifting a word | 5.6 |  |  |
|  |  | 50.2 | Shifting 10 words |  |  |  |
|  |  | 1.76 ms | Shifting 1,023 words via *DM |  |  |  |
| 20 | CMP | 15.8 | When comparing a constant to a word | 5.6 |  |  |
|  |  | 17.2 | When comparing two words |  |  |  |
|  |  | 46.3 | When comparing two *DM |  |  |  |
| 21 | MOV | 16.3 | When transferring a constant to a word | 5.6 |  |  |
|  |  | 17.7 | When transferring from one word to another |  |  |  |
|  |  | 45.5 | When transferring *DM to *DM |  |  |  |
| 22 | MVN | 16.4 | When transferring a constant to a word | 5.6 |  |  |
|  |  | 17.5 | When transferring from one word to another |  |  |  |
|  |  | 45.7 | When transferring $*$ DM to $*$ DM |  |  |  |
| 23 | BIN | 31.6 | When converting a word to a word | 5.6 |  |  |
|  |  | 45.7 | When converting *DM to *DM |  |  |  |
| 24 | BCD | 29.5 | When converting a word to a word | 5.6 |  |  |
|  |  | 57.3 | When converting *DM to *DM |  |  |  |
| 25 | ASL | 17.3 | When shifting a word | 5.5 |  |  |
|  |  | 31.3 | When shifting *DM |  |  |  |
| 26 | ASR | 16.9 | When shifting a word | 5.5 |  |  |
|  |  | 31.1 | When shifting *DM |  |  |  |
| 27 | ROL | 14.5 | When rotating a word | 5.5 |  |  |
|  |  | 28.5 | When rotating *DM |  |  |  |
| 28 | ROR | 14.5 | When rotating a word | 5.5 |  |  |
|  |  | 28.5 | When rotating *DM |  |  |  |
| 29 | COM | 18.1 | When inverting a word | 5.5 |  |  |
|  |  | 32.1 | When inverting *DM |  |  |  |
| 30 | ADD | 29.5 | Constant + word $\rightarrow$ word | 5.6 |  |  |
|  |  | 30.9 | Word + word $\rightarrow$ word |  |  |  |
|  |  | 72.7 | $* \mathrm{DM}+* \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |  |  |
| 31 | SUB | 29.3 | Constant - word $\rightarrow$ word | 5.6 |  |  |
|  |  | 30.5 | Word - word $\rightarrow$ word |  |  |  |
|  |  | 72.5 | $*$ DM - *DM $\rightarrow$ *DM |  |  |  |
| 32 | MUL | 49.1 | Constant $\times$ word $\rightarrow$ word | 5.6 |  |  |
|  |  | 50.5 | Word $\times$ word $\rightarrow$ word |  |  |  |
|  |  | 95.1 | $* \mathrm{DM} \times * \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |  |  |
| 33 | DIV | 47.7 | Word $\div$ constant $\rightarrow$ word | 5.6 |  |  |
|  |  | 50.9 | word $\div$ word $\rightarrow$ word |  |  |  |
|  |  | 94.3 | $*$ DM $\div *$ DM $\rightarrow *$ DM |  |  |  |
| 34 | ANDW | 27.1 | Constant $\cap$ word $\rightarrow$ word | 5.6 |  |  |
|  |  | 28.7 | Word $\cap$ word $\rightarrow$ word |  |  |  |
|  |  | 70.7 | $*$ DM $\cap *$ DM $\rightarrow *$ DM |  |  |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 35 | ORW | 27.1 | Constant V word $\rightarrow$ word | 5.6 |
|  |  | 28.7 | Word V word $\rightarrow$ word |  |
|  |  | 70.7 | *DM V *DM $\rightarrow$ *DM |  |
| 36 | XORW | 27.1 | Constant $\vee$ word $\rightarrow$ word | 5.6 |
|  |  | 28.7 | Word $\vee$ word $\rightarrow$ word |  |
|  |  | 70.5 | $*$ DM $\vee *$ DM $\rightarrow *$ DM |  |
| 37 | XNRW | 27.0 | Constant $\nabla$ word $\rightarrow$ word | 5.6 |
|  |  | 28.6 | Word $\nabla$ word $\rightarrow$ word |  |
|  |  | 70.5 | $*$ DM $\nabla *$ DM $\rightarrow$ *DM |  |
| 38 | INC | 17.9 | When incrementing a word | 5.5 |
|  |  | 31.9 | When incrementing *DM |  |
| 39 | DEC | 18.3 | When decrementing a word | 5.5 |
|  |  | 32.3 | When decrementing *DM |  |
| 40 | STC | 6.3 | Any | 5.5 |
| 41 | CLC | 6.3 |  | 5.5 |
| 46 | MSG | 21.5 | With message in words | 5.5 |
|  |  | 35.7 | With message in *DM |  |
| 50 | ADB | 30.5 | Constant + word $\rightarrow$ word | 5.6 |
|  |  | 32.1 | Word + word $\rightarrow$ word |  |
|  |  | 73.9 | *DM + *DM $\rightarrow$ *DM |  |
| 51 | SBB | 30.9 | Constant - word $\rightarrow$ word | 5.6 |
|  |  | 32.7 | Word - word $\rightarrow$ word |  |
|  |  | 74.5 | $*$ DM - *DM $\rightarrow$ *DM |  |
| 52 | MLB | 34.7 | Constant $\times$ word $\rightarrow$ word | 5.6 |
|  |  | 36.3 | Word $\times$ word $\rightarrow$ word |  |
|  |  | 80.7 | $* \mathrm{DM} \times * \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |
| 53 | DVB | 35.1 | Word $\div$ constant $\rightarrow$ word | 5.6 |
|  |  | 36.7 | Word $\div$ word $\rightarrow$ word |  |
|  |  | 81.1 | $*$ DM $\div *$ DM $\rightarrow *$ DM |  |
| 54 | ADDL | 48.9 | Word + word $\rightarrow$ word | 5.6 |
|  |  | 94.7 | $* \mathrm{DM}+* \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |
| 55 | SUBL | 48.9 | Word - word $\rightarrow$ word | 5.6 |
|  |  | 94.7 | *DM - *DM $\rightarrow$ *DM |  |
| 56 | MULL | 138.7 | Word $\times$ word $\rightarrow$ word | 5.6 |
|  |  | 184.3 | *DM $\times *$ DM $\rightarrow *$ DM |  |
| 57 | DIVL | 136.7 | Word $\div$ word $\rightarrow$ word | 5.6 |
|  |  | 181.3 | $*$ DM $\div *$ DM $\rightarrow *$ DM |  |
| 60 | CMPL | 30.4 | Comparing words | 5.6 |
|  |  | 60.8 | Comparing *DM |  |
| 61 | INI | 112.0 | Starting comparison via word | 5.6 |
|  |  | 126.0 | Starting comparison via *DM |  |
|  |  | 48.0 | Stopping comparison via word |  |
|  |  | 48.0 | Stopping comparison via *DM |  |
|  |  | 120.0 | Changing PV via word |  |
|  |  | 128.0 | Changing PV via *DM |  |
|  |  | 46.0 | Stopping pulse output via word |  |
|  |  | 60.0 | Stopping pulse output via *DM |  |
| 62 | PRV | 62.2 | Designating output via word | 5.6 |
|  |  | 78.0 | Designating output via *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 63 | CTBL | 106.3 | Target table with 1 target in words and start | 5.6 |
|  |  | 120.3 | Target table with 1 target in *DM and start |  |
|  |  | 775.5 | Target table with 16 targets in words and start |  |
|  |  | 799.5 | Target table with 16 targets in $*$ DM and start |  |
|  |  | 711.5 | Range table in words and start |  |
|  |  | 722.5 | Range table in *DM and start |  |
|  |  | 91.9 | Target table with 1 target in words |  |
|  |  | 106.3 | Target table with 1 target in *DM |  |
|  |  | 693.5 | Target table with 16 targets in words |  |
|  |  | 709.5 | Target table with 16 targets in *DM |  |
|  |  | 607.5 | Range table in words |  |
|  |  | 621.5 | Range table in *DM |  |
| 64 | SPED | 73.6 | Specifying a constant | 5.6 |
|  |  | 75.0 | Specifying a word |  |
|  |  | 88.8 | Specifying *DM | 5.6 |
| 65 | PULS | 62.0 | Specifying a word | 5.6 |
|  |  | 78.0 | Specifying *DM |  |
| 67 | BCNT | 52.6 | Counting a word | 5.6 |
|  |  | 4.08 ms | Counting 6,656 words via *DM |  |
| 68 | BCMP | 79.6 | Comparing constant, results to word | 5.6 |
|  |  | 80.8 | Comparing word, results to word |  |
|  |  | 123.2 | Comparing *DM, results to *DM |  |
| 69 | STIM | 47.5 | Word-set one-shot interrupt start | 5.6 |
|  |  | 58.7 | *DM-set one-shot interrupt start |  |
|  |  | 47.9 | Word-set scheduled interrupt start |  |
|  |  | 59.1 | *DM-set scheduled interrupt start |  |
|  |  | 33.5 | Word-set timer read |  |
|  |  | 63.5 | *DM-set timer read |  |
|  |  | 25.7 | Word-set timer stop |  |
|  |  | 54.1 | *DM-set timer stop |  |
| 70 | XFER | 45.5 | When transferring a constant to a word | 5.6 |
|  |  | 47.1 | When transferring a word to a word |  |
|  |  | 1.78 ms | When transferring 1,024 words using *DM |  |
| 71 | BSET | 28.1 | When setting a constant to 1 word | 5.6 |
|  |  | 38.3 | When setting word constant to 10 words |  |
|  |  | 1.12 ms | When setting *DM to 1,024 words |  |
| 73 | XCHG | 30.5 | Word $\rightarrow$ word | 5.6 |
|  |  | 59.1 | $*$ DM $\rightarrow$ *DM |  |
| 74 | SLD | 25.9 | Shifting 1 word | 5.6 |
|  |  | 51.7 | Shifting 10 word |  |
|  |  | 3.02 ms | Shifting 1024 words using *DM |  |
| 75 | SRD | 25.9 | Shifting 1 word | 5.6 |
|  |  | 51.7 | Shifting 10 word |  |
|  |  | 3.02 ms | Shifting 1,024 words using *DM |  |
| 76 | MLPX | 47.7 | When decoding word to word | 5.6 |
|  |  | 92.7 | When decoding *DM to *DM |  |
| 77 | DMPX | 59.5 | When encoding word to word | 5.6 |
|  |  | 95.5 | When encoding *DM to *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 78 | SDEC | 51.1 | When decoding word to word | 5.6 |
|  |  | 96.3 | When decoding *DM to *DM |  |
| 80 | DIST | 39.1 | When setting a constant to a word + a word | 5.6 |
|  |  | 40.9 | When setting a word to a word + a word |  |
|  |  | 84.7 | When setting *DM to *DM + *DM |  |
|  |  | 63.4 | When setting a constant to a stack |  |
|  |  | 65.0 | When setting a word to a stack |  |
|  |  | 109.6 | When setting $*$ DM to a stack via $*$ DM |  |
| 81 | COLL | 42.6 | When setting a constant + a word to a word | 5.6 |
|  |  | 43.6 | When setting a word + a word to a word |  |
|  |  | 83.4 | When setting *DM + *DM to *DM |  |
|  |  | 78.0 | When setting a word + constant to FIFO stack |  |
|  |  | 79.2 | When setting a word + word to FIFO stack |  |
|  |  | 1.76 ms | When setting a $* \mathrm{DM}+* \mathrm{DM}$ to FIFO stack via *DM |  |
|  |  | 66.8 | When setting a word + constant to LIFO stack |  |
|  |  | 68.0 | When setting a word + word to LIFO stack |  |
|  |  | 112.0 | When setting a *DM $+* D M$ to LIFO stack via *DM |  |
| 82 | MOVB | 32.5 | When transferring a constant to a word | 5.6 |
|  |  | 37.5 | When transferring from one word to another |  |
|  |  | 79.1 | When transferring $*$ DM to $*$ DM |  |
| 83 | MOVD | 28.3 | When transferring a constant to a word | 5.6 |
|  |  | 33.3 | When transferring from one word to another |  |
|  |  | 75.5 | When transferring $*$ DM to $*$ DM |  |
| 84 | SFTR | 39.3 | Shifting 1 word | 5.6 |
|  |  | 52.9 | Shifting 10 word |  |
|  |  | 1.42 ms | Shifting 1,024 words using *DM |  |
| 85 | TCMP | 57.7 | Comparing constant to word-set table | 5.6 |
|  |  | 58.9 | Comparing word to word-set table |  |
|  |  | 101.9 | Comparing $*$ DM to $*$ DM-set table |  |
| 86 | ASC | 56.7 | Word $\rightarrow$ word | 5.6 |
|  |  | 103.9 | $*$ DM $\rightarrow$ *DM |  |
| 89 | INT | 32.3 | Set masks via word | 5.6 |
|  |  | 46.3 | Set masks via *DM |  |
|  |  | 29.1 | Clear interrupts via word |  |
|  |  | 43.1 | Clear interrupts via *DM |  |
|  |  | 27.3 | Read mask status via word |  |
|  |  | 41.5 | Read mask status via *DM |  |
|  |  | 29.7 | Change counter SV via word |  |
|  |  | 43.7 | Change counter SV via *DM |  |
|  |  | 15.3 | Mask all interrupts via word |  |
|  |  | 15.3 | Mask all interrupts via *DM |  |
|  |  | 15.9 | Clear all interrupts via word |  |
|  |  | 15.9 | Clear all interrupts via *DM |  |
| 91 | SBS | 36.6 | Any | 5.5 |
| 92 | SBN | 1.7 |  | 1.7 |
| 93 | RET | 15.0 |  | 2.5 |


| Code | Mnemonic | ON execution <br> time $(\mu \mathbf{s})$ | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathbf{s}$ ) |
| :--- | :--- | :--- | :--- | :--- |
| 97 | IORF | 40.0 | Refreshing IR 000 | 6.0 |
|  |  | 142.6 | Refreshing one input word |  |
|  | 135.4 | Refreshing one output word | 5.6 |  |
| 99 | MCRO | 74.0 | With word-set I/O operands |  |
|  |  | 116.4 | With *DM-set I/O operands |  |

## 8-2 CPM2A/CPM2C Cycle Time and I/O Response Time

## 8-2-1 CPM2A/CPM2C Cycle Time

The processes involved in a single CPM2A/CPM2C cycle are shown in the following table, and their respective processing times are explained. Refer to the CPM2C-S Operation Manual (W377) for information on the cyclic operation of the CPM2C-S.

| Process | Content | Time requirements |
| :---: | :---: | :---: |
| Overseeing | Setting cycle watchdog timer, I/O bus check, UM check, clock refreshing, refreshing bits allocated to new functions. | 0.3 ms |
| Program execution | User program is executed. | Total time for executing instructions. (Varies according to content of user's program.) |
| Cycle time calculation | Automatic delay until minimum cycle time when a minimum cycle time is set in DM 6619 of PC Setup. Calculation of cycle time. | Negligible except for the delay itself when required. |
| I/O refreshing | Output information (results of executing program) is written to output bits. <br> Input information is read to input bits. | CPM2C CPU Unit: 0.06 ms <br> 20-point CPM2A CPU Unit: 0.06 ms <br> 30-point CPM2A CPU Unit: 0.3 ms <br> 40-point CPM2A CPU Unit: 0.3 ms <br> 60-point CPM2A CPU Unit: 0.54 ms <br> Expansion I/O Unit: 0.3 ms |
| RS-232C port servicing | Communications processing when a Programming Device or Communications Adapter is connected to the RS-232C port. | 0.55 ms min., $5 \%$ or less of cycle time up to 131 ms <br> (The percentage of cycle time allocated to RS-232C servicing can be set in DM 6616.) |
| Peripheral port servicing | Devices connected to peripheral port serviced. | 0.55 ms min., $5 \%$ or less of cycle time up to 131 ms <br> (The percentage of cycle time allocated to peripheral port servicing can be set in DM 6617.) |

Cycle Time and Operations

The effects of the cycle time on CPM2A/CPM2C operations are as shown below. When a long cycle time is affecting operation, either reduce the cycle time or improve responsiveness with interrupt programs.

| Cycle time | Operation conditions |
| :--- | :--- |
| 1 ms or longer | TMHH(-) may be inaccurate when TC 000 through TC 003 or TC 008 through TC 255 are used <br> (operation will be normal for TC 004 through TC 007). |
| 10 ms or longer | TIMH(15) may be inaccurate when TC 004 through TC 255 are used (operation will be normal for <br> TC 000 through TC 003). |
| 20 ms or longer | Programming using the 0.02-second Clock Bit (SR 25401) may be inaccurate. |
| 100 ms or longer | TIM may be inaccurate. Programming using the 0.1-second Clock Bit (SR 25500) may be inaccu- <br> rate. A CYCLE TIME OVER error is generated (SR 25309 will turn ON). |
| 120 ms or longer | The FALS 9F monitoring time SV is exceeded. A system error (FALS 9F) is generated, and opera- <br> tion stops. |
| 200 ms or longer | Programming using the 0.2-second Clock Bit (SR 25501) may be inaccurate. |

Cycle Time Example

In this example, the cycle time is calculated for a CPM2A/CPM2C CPU Unit with 30 I/O points (18 input points and 12 output points). The I/O is configured as follows:

18 inputs: 2 words ( 00000 to 00011, 00100 to 00105)
12 outputs: 2 words ( 01000 to 01007,01100 to 01103 )
The rest of the operating conditions are assumed to be as follows:
User's program:500 instructions (consists of only LD and OUT)
Cycle time: Variable (no minimum set)
The average processing time for a single instruction in the user's program is assumed to be $1.26 \mu \mathrm{~s}$. The cycle times are as shown in the following table.

| Process | Calculation method | Time with <br> Programming Device | Time without <br> Programming Device |
| :--- | :--- | :--- | :--- |
| 1. Overseeing | Fixed | 0.3 ms | 0.3 ms |
| 2. Program execution | $1.26 \times 500(\mu \mathrm{~s})$ | 0.6 ms | 0.6 ms |
| 3. Cycle time calculation | Negligible | 0 ms | 0 ms |
| 4. I/O refreshing | Fixed | $0.3 \mathrm{~ms}($ CPM2C: 0.06 ms$)$ | $0.3 \mathrm{~ms}(C P M 2 C: 0.06 \mathrm{~ms})$ |
| 5. Peripheral port servicing | Minimum time | 0.55 ms | 0 ms |
| Cycle time | $(1)+(2)+(3)+(4)+(5)$ | $1.75 \mathrm{~ms}($ CPM2C: 1.51 ms$)$ | $1.2 \mathrm{~ms}(C P M 2 C: 0.96 \mathrm{~ms})$ |

Note 1. The cycle time can be read from the PC via a Programming Device.
2. The maximum and current cycle time are stored in AR 14 and AR 15.
3. The cycle time can vary with actual operating conditions and will not necessarily agree precisely with the calculated value.

## 8-2-2 I/O Response Time

The I/O response time is the time it takes after an input signal has been received (i.e., after an input bit has turned ON) for the PC to check and process the information and to output a control signal (i.e., to output the result of the processing to an output bit). The I/O response time varies according to the timing and processing conditions.

The minimum and maximum I/O response times are shown here, using the following program as an example.


The following conditions are taken as examples for calculating the I/O response times.

Input ON delay:
Overseeing time:
Instruction execution time:
Output ON delay:
Communications ports: Not used.

Minimum I/O Response Time The CPM2A/CPM2C responds most quickly when it receives an input signal just prior to I/O refreshing, as shown in the illustration below.


Maximum I/O Response Time The CPM2A/CPM2C takes longest to respond when it receives the input signal just after the input refresh phase of the cycle, as shown in the illustration below. In that case, a delay of approximately one cycle will occur.


## 8-2-3 One-to-one PC Link I/O Response Time

When two CPM2A/CPM2Cs are linked 1:1, the I/O response time is the time required for an input executed at one of the CPM2A/CPM2Cs to be output to the other CPM2A/CPM2C by means of 1:1 PC Link communications.
The minimum and maximum I/O response times are shown here, using as an example the following instructions executed at the master and the slave. In this example, communications proceed from the master to the slave.


The following conditions are taken as examples for calculating the I/O response times. In CPM2A/CPM2C PCs, LR area words LR 00 to LR 15 are used in 1:1 data links and the transmission time is fixed at 21 ms .

| Input ON delay: | 10 ms (input time constant: default setting) |
| :--- | :--- |
| Master cycle time: | 10 ms |
| Slave cycle time: | 15 ms |
| Output ON delay: | 15 ms |

Minimum I/O Response Time The CPM2A/CPM2C responds most quickly under the following circumstances:

1, 2, 3... 1. The CPM2A/CPM2C receives an input signal just prior to the input refresh phase of the cycle.
2. The Master's communications servicing occurs just as the Master-to-Slave transmission begins.
3. The Slave's communications servicing occurs just after the transmission is completed.


Maximum I/O Response Time The CPM2A/CPM2C takes the longest to respond under the following circumstances:

1, 2, 3... 1. The CPM2A/CPM2C receives an input signal just after the input refresh phase of the cycle.
2. The Master's communications servicing just misses the Master-to-Slave transmission.
3. The transmission is completed just after the Slave's communications servicing ends.
I/O Maximum Response Time Input ON response time + Master's cycle time $\times 2+$ Transmission time $\times 3+$ Slave's cycle time $\times 2+$ Output ON response time


## 8-2-4 Interrupt Processing Time

This section explains the processing times involved from the time an interrupt is executed until the interrupt processing routine is called, and from the time an interrupt processing routine is completed until returning to the initial location. This explanation applies to input interrupts, interval timer interrupts, and high-speed counter interrupts.
1, 2, 3... 1. Source of interrupt
2. Interrupt ON delay
3. Wait for completion of interrupt-mask processing
4. Change to interrupt processing
5. Interrupt routing (CPM1A/CPM2A/CPM2C only)
6. Return to initial location

The table below shows the times involved from the generation of an interrupt signal until the interrupt processing routine is called, and from when the interrupt processing routine is completed until returning to the original position.

| Item | Contents | Time |
| :--- | :--- | :--- |
| Interrupt ON delay | This is the delay time from the time the interrupt input bit turns ON until the <br> time that the interrupt is executed. This delay does not affect other interrupts. | $100 \mu \mathrm{~s}$ |
| Wait for completion of <br> interrupt-mask processing | When a process that disables (masks) the interrupt is being executed, this is <br> the time required for that process to be completed. | See below. |
| Change to interrupt <br> processing | This is the time it takes to change processing to the interrupt process. | $30 \mu \mathrm{~s}$ |
| Return | This is the time it takes, from execution of RET(93), to return to the processing <br> that was interrupted. | $30 \mu \mathrm{~s}$ |

## Mask Processing

Interrupts are masked during processing of the operations described below. Until the processing is completed, any interrupts will remain masked for the indicated times.
Generation and clearing of non-fatal errors:
Interrupts will be masked for up to $100 \mu \mathrm{~s}$ when a non-fatal error has been generated and the error contents are being registered in the PC , or when an error is being cleared.
Online editing:
Operation will stop and interrupts will be masked for up to 600 ms (for DM 6144 to DM 6655) when online editing is executed or the settings are changed with STUP(-) during operation. The program or PC Setup can be overwritten during that delay.
In addition to the online editing delay, interrupts may be masked for up to $170 \mu \mathrm{~s}$ for system processing.

## Example Calculation

This example shows the interrupt response time (i.e., the time from when the interrupt input turns ON until the start of the interrupt processing routine) when input interrupts are used under the conditions shown below.

## Minimum Response Time

Interrupt ON delay: $\quad 100 \mu \mathrm{~s}$
Interrupt mask standby time: $\quad 0 \mu \mathrm{~s}$
$+\quad$ Change-to-interrupt processing: $\quad 30 \mu \mathrm{~s}$
Minimum response time: $\quad 130 \mu \mathrm{~s}$
Maximum Response Time
(Except for the Online Editing of DM 6144 to DM 6655)

| Interrupt ON delay: | $100 \mu \mathrm{~s}$ |
| :--- | ---: |
| Interrupt mask standby time: | $170 \mu \mathrm{~s}$ |
| $+\quad$ Change-to-interrupt processing: | $30 \mu \mathrm{~s}$ |
|  | $300 \mu \mathrm{~s}$ |

In addition to the response time shown above, the time required for executing the interrupt processing routine itself and a return time of $30 \mu \mathrm{~s}$ must also be accounted for when returning to the process that was interrupted.

## 8-2-5 CPM2A/CPM2C Instruction Execution Times

The following table lists the execution times for CPM2A/CPM2C (including the CPM2C-S) instructions.

## Basic Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RSET | IL | JMP |
| ---- | $\begin{aligned} & \hline \text { LD } \\ & \text { LD NOT } \end{aligned}$ | 0.64 | Any | --- |  |  |
| --- | AND <br> AND NOT <br> OR <br> OR NOT | 0.52 |  |  |  |  |
| ---- | $\begin{aligned} & \hline \text { AND LD } \\ & \text { OR LD } \end{aligned}$ | 0.26 |  |  |  |  |
| $\begin{array}{\|l\|} \hline--- \\ \hline--1 \end{array}$ | OUT <br> OUT NOT | 1.88 |  |  |  |  |
| --- | SET | 2.58 |  |  |  |  |
| --- | RSET |  |  |  |  |  |
| --- | TIM | 4.76 | Constant for SV | 7.8 | 7.6 | 2.9 |
|  |  |  | *DM for SV | 15.6 | 15.4 | 2.9 |
| --- | CNT | 4.50 | Constant for SV | 6.8 | 2.9 | 3.1 |
|  |  |  | *DM for SV | 14.5 | 2.9 | 3.1 |

Special Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NOP | 0.15 | Any |  |  |  |
| 01 | END | 6.2 |  |  |  |  |
| 02 | IL | 1.1 |  | 2.1 |  |  |
| 03 | ILC | 1.6 |  | 1.6 |  |  |
| 04 | JMP | 0.95 |  | 1.8 |  |  |
| 05 | JME | 2.1 |  | 2.1 |  |  |
| 06 | FAL | 20.5 |  | 2.5 |  |  |
| 07 | FALS | 2.9 |  | 2.5 |  |  |
| 08 | STEP | 7.3 |  | 6.0 |  |  |
| 09 | SNXT | 5.1 |  | 3.6 |  |  |
| 10 | SFT | 10.4 | With 1-word shift register | Reset | IL | JMP |
|  |  |  |  | 9.2 | 0.98 | 0.98 |
|  |  | 15.3 | With 10-word shift register | 11.9 | 1.0 | 1.0 |
|  |  | 39.6 | With 53-word shift register | 26.2 | 1.0 | 1.0 |
| 11 | KEEP | 3.2 | Any | Reset | IL | JMP |
|  |  |  |  | 3.1 | 1.2 | 1.3 |
| 12 | CNTR | 10.9 | Constant for SV | Reset | IL | JMP |
|  |  |  |  | 7.9 | 5.5 | 5.6 |
|  |  | 18.8 | *DM for SV |  |  |  |
| 13 | DIFU | 5.5 | Any | Shift | IL | JMP |
|  |  |  |  | 5.1 | 4.8 | 0.96 |
| 14 | DIFD | 5.3 | Any | Shift | IL | JMP |
|  |  |  |  | 5.4 | 4.7 | 0.97 |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | TIMH | 9.0 | Regular execution, constant for SV | Reset | IL | JMP |
|  |  |  |  | 13.0 | 12.6 | 6.1 |
|  |  | 9.6 | Interrupt execution, constant for SV | 14.4 | 14.0 | 7.5 |
|  |  | 9.8 | Regular execution, *DM for SV | 20.8 | 20.5 | 6.1 |
|  |  | 10.7 | Interrupt execution, *DM for SV | 22.2 | 22.0 | 7.5 |
| 16 | WSFT | 14.0 | With 1-word shift register | 2.6 |  |  |
|  |  | 18.6 | With 10-word shift register |  |  |  |
|  |  | 1.15 ms | With 2,048-word shift register using *DM |  |  |  |
| 17 | ASFT | 13.0 | Shifting 1 word | 2.6 |  |  |
|  |  | 22.9 | Shifting 10 words |  |  |  |
|  |  | 1.51 ms | Shifting 2,048 words via *DM |  |  |  |
| 20 | CMP | 7.0 | When comparing a constant to a constant | 2.6 |  |  |
|  |  | 8.3 | When comparing two words |  |  |  |
|  |  | 12.1 | When comparing two *DM |  |  |  |
| 21 | MOV | 7.8 | When transferring a constant to a word | 2.6 |  |  |
|  |  | 8.4 | When transferring from one word to another |  |  |  |
|  |  | 22.8 | When transferring $*$ DM to $*$ DM |  |  |  |
| 22 | MVN | 7.9 | When transferring a constant to a word | 2.6 |  |  |
|  |  | 8.4 | When transferring from one word to another |  |  |  |
|  |  | 22.8 | When transferring *DM to *DM |  |  |  |
| 23 | BIN | 15.8 | When converting a word to a word | 2.6 |  |  |
|  |  | 30.3 | When converting *DM to *DM |  |  |  |
| 24 | BCD | 14.6 | When converting a word to a word | 2.6 |  |  |
|  |  | 29.0 | When converting *DM to *DM |  |  |  |
| 25 | ASL | 8.6 | When shifting a word | 2.5 |  |  |
|  |  | 15.8 | When shifting *DM |  |  |  |
| 26 | ASR | 8.4 | When shifting a word | 2.5 |  |  |
|  |  | 15.6 | When shifting *DM |  |  |  |
| 27 | ROL | 7.3 | When rotating a word | 2.5 |  |  |
|  |  | 14.5 | When rotating *DM |  |  |  |
| 28 | ROR | 7.3 | When rotating a word | 2.5 |  |  |
|  |  | 14.5 | When rotating *DM |  |  |  |
| 29 | COM | 8.9 | When inverting a word | 2.5 |  |  |
|  |  | 16.1 | When inverting *DM |  |  |  |
| 30 | ADD | 14.7 | Constant + constant $\rightarrow$ word | 2.6 |  |  |
|  |  | 16.0 | Word + word $\rightarrow$ word |  |  |  |
|  |  | 37.6 | *DM + *DM $\rightarrow$ *DM |  |  |  |
| 31 | SUB | 14.6 | Constant - constant $\rightarrow$ word | 2.6 |  |  |
|  |  | 15.8 | Word - word $\rightarrow$ word |  |  |  |
|  |  | 37.5 | *DM - *DM $\rightarrow$ *DM |  |  |  |
| 32 | MUL | 26.8 | Constant $\times$ constant $\rightarrow$ word | 2.6 |  |  |
|  |  | 28.3 | Word $\times$ word $\rightarrow$ word |  |  |  |
|  |  | 51.0 | *DM $\times$ *DM $\rightarrow$ *DM |  |  |  |
| 33 | DIV | 25.9 | Constant $\div$ constant $\rightarrow$ word | 2.6 |  |  |
|  |  | 27.5 | word $\div$ word $\rightarrow$ word |  |  |  |
|  |  | 50.1 | $*$ DM $\div *$ DM $\rightarrow *$ DM |  |  |  |
| 34 | ANDW | 12.3 | Constant $\cap$ constant $\rightarrow$ word | 2.6 |  |  |
|  |  | 13.8 | Word $\cap$ word $\rightarrow$ word |  |  |  |
|  |  | 35.4 | $*$ DM $\cap *$ DM $\rightarrow *$ DM |  |  |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 35 | ORW | 12.3 | Constant V constant $\rightarrow$ word | 2.6 |
|  |  | 13.8 | Word V word $\rightarrow$ word |  |
|  |  | 35.4 | *DM V *DM $\rightarrow$ *DM |  |
| 36 | XORW | 12.3 | Constant $\vee$ constant $\rightarrow$ word | 2.6 |
|  |  | 13.8 | Word $V$ word $\rightarrow$ word |  |
|  |  | 35.4 | *DM $\vee *$ DM $\rightarrow$ *DM |  |
| 37 | XNRW | 12.3 | Constant $\nabla$ constant $\rightarrow$ word | 2.6 |
|  |  | 13.8 | Word $\bar{\nabla}$ word $\rightarrow$ word |  |
|  |  | 35.5 | *DM $\nabla *$ DM $\rightarrow$ *DM |  |
| 38 | INC | 8.8 | When incrementing a word | 2.5 |
|  |  | 15.9 | When incrementing *DM |  |
| 39 | DEC | 8.9 | When decrementing a word | 2.5 |
|  |  | 16.1 | When decrementing *DM |  |
| 40 | STC | 3.0 | Any | 2.5 |
| 41 | CLC | 3.0 |  | 2.5 |
| 46 | MSG | 9.9 | With message in words | 2.5 |
|  |  | 17.8 | With message in *DM |  |
| 47 | RXD | 71.9 | Word specification, 1 byte input | 2.6 |
|  |  | 314.5 | *DM specification, 256 bytes input |  |
| 48 | TXD | 32.4 | Word specification, 1 byte input, RS-232C | 2.6 |
|  |  | 264.5 | *DM specification, 256 bytes input, RS-232C |  |
|  |  | 27.7 | Word specification, 1 byte input, Host Link |  |
|  |  | 42.2 | *DM specification, 256 bytes input, Host Link |  |
| 50 | ADB | 14.1 | Constant + constant $\rightarrow$ word | 2.6 |
|  |  | 15.6 | Word + word $\rightarrow$ word |  |
|  |  | 37.4 | *DM + *DM $\rightarrow$ *DM |  |
| 51 | SBB | 14.4 | Constant - constant $\rightarrow$ word | 2.6 |
|  |  | 15.9 | Word - word $\rightarrow$ word |  |
|  |  | 37.7 | *DM - *DM $\rightarrow$ *DM |  |
| 52 | MLB | 16.8 | Constant $\times$ constant $\rightarrow$ word | 2.6 |
|  |  | 18.5 | Word $\times$ word $\rightarrow$ word |  |
|  |  | 41.2 | $*$ DM $\times$ *DM $\rightarrow$ *DM |  |
| 53 | DVB | 16.9 | Constant $\div$ constant $\rightarrow$ word | 2.6 |
|  |  | 18.6 | Word $\div$ word $\rightarrow$ word |  |
|  |  | 41.3 | *DM $\div *$ DM $\rightarrow$ *DM |  |
| 54 | ADDL | 25.3 | Word + word $\rightarrow$ word | 2.6 |
|  |  | 48.6 | *DM + *DM $\rightarrow$ *DM |  |
| 55 | SUBL | 25.3 | Word - word $\rightarrow$ word | 2.6 |
|  |  | 48.6 | *DM - *DM $\rightarrow$ *DM |  |
| 56 | MULL | 79.1 | Word $\times$ word $\rightarrow$ word | 2.6 |
|  |  | 102.1 | *DM $\times *$ DM $\rightarrow *$ DM |  |
| 57 | DIVL | 73.9 | Word $\div$ word $\rightarrow$ word | 2.6 |
|  |  | 98.6 | *DM $\div *$ DM $\rightarrow$ *DM |  |
| 58 | BINL | 23.9 | When converting word data to a word | 2.6 |
|  |  | 38.5 | When converting *DM to *DM |  |
| 59 | BCDL | 19.1 | When converting word data to a word | 2.6 |
|  |  | 33.7 | When converting *DM to *DM |  |
| 60 | CMPL | 14.8 | Comparing words | 2.6 |
|  |  | 30.6 | Comparing *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 61 | INI | 68.8 | Starting high-speed counter comparison | 2.6 |
|  |  | 12.0 | Stopping high-speed counter comparison |  |
|  |  | 43.3 | Specifying a constant when changing highspeed counter PV |  |
|  |  | 51.8 | Specifying $*$ DM when changing high-speed counter PV |  |
|  |  | 42.8 | Specifying increment mode via constant |  |
|  |  | 50.8 | Specifying increment mode via *DM |  |
|  |  | 60.1 | Stopping pulse output |  |
|  |  | 42.7 | Specifying a constant when changing pulse output PV |  |
|  |  | 50.7 | Specifying *DM when changing pulse output PV |  |
|  |  | 17.8 | Stopping synchronized control of high-speed counter |  |
|  |  | 20.0 | Specifying a constant when changing interrupt counter PV |  |
|  |  | 27.6 | Specifying *DM when changing interrupt counter PV |  |
| 62 | PRV | 36.9 | Reading high-speed counter PV via word | 2.6 |
|  |  | 44.7 | Reading high-speed counter PV *DM |  |
|  |  | 36.6 | Specifying increment mode via word |  |
|  |  | 44.3 | Specifying increment mode via *D |  |
|  |  | 38.5 | Specifying a word when using synchronized control |  |
|  |  | 46.2 | Specifying $*$ DM when using synchronized control |  |
|  |  | 20.2 | Reading high-speed counter pulse output status via word |  |
|  |  | 27.4 | Reading high-speed counter pulse output status via $*$ DM |  |
|  |  | 24.4 | Reading high-speed counter read range comparison results via word |  |
|  |  | 32.4 | Reading high-speed counter read range comparison results via *DM |  |
|  |  | 39.9 | Reading pulse output PV via word |  |
|  |  | 47.8 | Reading pulse output PV via *DM |  |
|  |  | 20.1 | Reading interrupt counter PV via word |  |
|  |  | 27.1 | Reading interrupt counter PV via *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 63 | CTBL | 186.0 | Registering a target value comparison table and starting comparison in incrementing/decrementing pulse input mode via word | 2.6 |
|  |  | 807.5 | Registering a target value comparison table and starting comparison in incrementing/decrementing pulse input mode via *DM |  |
|  |  | 185.8 | Registering a target value comparison table and starting comparison in incrementing mode via word |  |
|  |  | 781.9 | Registering a target value comparison table and starting comparison in incrementing mode via *DM |  |
|  |  | 410.0 | Registering a range comparison table and starting comparison in incrementing/decrementing pule input mode via word |  |
|  |  | 418.9 | Registering a range comparison table and starting comparison in incrementing/decrementing pule input mode via *DM |  |
|  |  | 380.6 | Registering a range comparison table and starting comparison in incrementing mode via word |  |
|  |  | 399.7 | Registering a range comparison table and starting comparison in incrementing mode via $*$ DM |  |
|  |  | 183.4 | Only registering a target value comparison table in incrementing/decrementing pulse input mode via word |  |
|  |  | 810.3 | Only registering a target value comparison table in incrementing/decrementing pulse input mode via *DM |  |
|  |  | 182.4 | Only registering a target value comparison table in incrementing mode via word |  |
|  |  | 776.3 | Only registering a target value comparison table in incrementing mode via $*$ DM |  |
|  |  | 351.0 | Only registering a range comparison table in incrementing/decrementing pule input mode via word |  |
|  |  | 359.1 | Only registering a range comparison table in incrementing/decrementing pule input mode via *DM |  |
|  |  | 331.2 | Only registering a range comparison table in incrementing mode via word |  |
|  |  | 335.9 | Only registering a range comparison table in incrementing mode via $* D M$ |  |
| 64 | SPED | 44.6 | Specifying a constant in independent mode |  |
|  |  | 53.8 | Specifying $*$ DM in independent mode |  |
|  |  | 42.9 | Specifying a constant in continuous pulse output mode |  |
|  |  | 52.0 | Specifying $*$ DM in continuous pulse output mode |  |
|  |  | 34.1 | Specifying a word when changing output frequency |  |
|  |  | 39.8 | Specifying $*$ DM when changing output frequency |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 65 | PULS | 38.4 | Specifying a relative pulse for the set pulse output via a word | 2.6 |
|  |  | 46.6 | Specifying a relative pulse for the set pulse output via *DM |  |
|  |  | 40.0 | Specifying an absolute pulse for the set pulse output via a word |  |
|  |  | 48.1 | Specifying an absolute pulse for the set pulse output via *DM |  |
| 66 | SCL | 37.9 | Specifying a parameter word; constant to word | 2.6 |
|  |  | 39.2 | Specifying a parameter word; word to word |  |
|  |  | 59.9 | Specifying a parameter *DM ; *DM to *DM |  |
| 67 | BCNT | 24.9 | When counting 1 word | 2.6 |
|  |  | 4.32 ms | When counting 2,048 words via *DM |  |
| 68 | BCMP | 35.3 | Comparing constant, results to word | 2.6 |
|  |  | 38.3 | Comparing word, results to word |  |
|  |  | 58.1 | Comparing $*$ DM, results to $*$ DM |  |
| 69 | STIM | 25.7 | Constant-set one-shot interrupt start | 2.6 |
|  |  | 47.8 | *DM-set one-shot interrupt start |  |
|  |  | 25.9 | Constant-set scheduled interrupt start |  |
|  |  | 47.8 | *DM-set scheduled interrupt start |  |
|  |  | 34.0 | Constant-set timer read |  |
|  |  | 46.4 | *DM-set timer read |  |
|  |  | 10.6 | Stopping timer |  |
| 70 | XFER | 21.3 | When transferring a constant to a word | 2.6 |
|  |  | 23.8 | When transferring a word to a word |  |
|  |  | 1.52 ms | When transferring 2,048 words using *DM |  |
| 71 | BSET | 13.8 | When setting a constant to a word | 2.6 |
|  |  | 14.3 | When setting a word to a word |  |
|  |  | 971.1 | When setting *DM to 2,048 words |  |
| 73 | XCHG | 14.5 | Word $\rightarrow$ word | 2.6 |
|  |  | 29.3 | *DM $\rightarrow$ *DM |  |
| 74 | SLD | 12.3 | Shifting 1 word | 2.6 |
|  |  | 23.9 | Shifting 10 words |  |
|  |  | 2.83 ms | Shifting 2,048 words using *DM |  |
| 75 | SRD | 12.3 | Shifting 1 word | 2.6 |
|  |  | 23.9 | Shifting 10 words |  |
|  |  | 2.83 ms | Shifting 2,048 words using *DM |  |
| 76 | MLPX | 16.8 | When decoding word to word | 2.6 |
|  |  | 46.1 | When decoding *DM to *DM |  |
| 77 | DMPX | 19.7 | When encoding word to word | 2.6 |
|  |  | 52.1 | When encoding *DM to *DM |  |
| 78 | SDEC | 19.8 | When decoding word to word | 2.6 |
|  |  | 48.3 | When decoding *DM to *DM |  |
| 80 | DIST | 18.7 | When setting a constant to a word + a word | 2.6 |
|  |  | 20.2 | When setting a word to a word + a word |  |
|  |  | 43.1 | When setting *DM to *DM + *DM |  |
|  |  | 31.0 | When setting a constant to a stack |  |
|  |  | 32.7 | When setting a word to a stack |  |
|  |  | 55.9 | When setting *DM to a stack via *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 81 | COLL | 21.5 | When setting a constant + a word to a word | 2.6 |
|  |  | 21.9 | When setting a word + a word to a word |  |
|  |  | 42.5 | When setting *DM + *DM to *DM |  |
|  |  | 31.5 | When setting a word + constant to FIFO stack |  |
|  |  | 32.0 | When setting a word + word to FIFO stack |  |
|  |  | 784.7 | When setting a $* D M+* D M$ to FIFO stack via *DM |  |
|  |  | 33.6 | When setting a word + constant to LIFO stack |  |
|  |  | 34.0 | When setting a word + word to LIFO stack |  |
|  |  | 57.1 | When setting a $* D M+* D M$ to LIFO stack via *DM |  |
| 82 | MOVB | 17.3 | When transferring a constant to a word | 2.6 |
|  |  | 18.0 | When transferring from one word to another |  |
|  |  | 41.7 | When transferring *DM to *DM |  |
| 83 | MOVD | 13.8 | When transferring a constant to a word | 2.6 |
|  |  | 16.2 | When transferring from one word to another |  |
|  |  | 38.1 | When transferring *DM to *DM |  |
| 84 | SFTR | 22.8 | Shifting 1 word | 2.6 |
|  |  | 24.3 | Shifting 10 words |  |
|  |  | 1.15 ms | Shifting 2,048 words using *DM |  |
| 85 | TCMP | 27.5 | Comparing constant to word-set table | 2.6 |
|  |  | 28.0 | Comparing word to word-set table |  |
|  |  | 48.3 | Comparing *DM to *DM-set table |  |
| 86 | ASC | 19.1 | Word $\rightarrow$ word | 2.6 |
|  |  | 52.2 | *DM $\rightarrow$ *DM |  |
| 89 | INT | 22.1 | Set masks via word | 2.6 |
|  |  | 30.1 | Set masks via *DM |  |
|  |  | 18.4 | Clear interrupts via word |  |
|  |  | 26.4 | Clear interrupts via *DM |  |
|  |  | 17.2 | Read mask status via word |  |
|  |  | 24.1 | Read mask status via *DM |  |
|  |  | 23.1 | Change counter SV via word |  |
|  |  | 31.1 | Change counter SV via *DM |  |
|  |  | 10.7 | Mask all interrupts via word |  |
|  |  | 10.7 | Mask all interrupts via *DM |  |
|  |  | 11.0 | Clear all interrupts via word |  |
|  |  | 11.0 | Clear all interrupts via *DM |  |
| 91 | SBS | 10.8 | Any | 2.6 |
| 92 | SBN | --- |  | 0.76 |
| 93 | RET | 6.2 |  | 1.0 |
| 97 | IORF | 16.8 | Refreshing IR 000 | 2.8 |
|  |  | 130.7 | Refreshing one input word |  |
|  |  | 110.7 | Refreshing one output word |  |
| 99 | MCRO | 26.1 | With word-set I/O operands | 2.6 |
|  |  | 42.3 | With *DM-set I/O operands |  |

## Expansion Instructions without Default Function Codes

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| --- | ACC | 66.5 | When specifying a word in independent mode and CW/CCW mode | 2.6 |
|  |  | 92.1 | When specifying $* D M$ in independent mode and CW/CCW mode |  |
|  |  | 66.2 | When specifying a word in independent mode and Feed/Dir mode |  |
|  |  | 92.2 | When specifying *DM in independent mode and Feed/Dir mode |  |
|  |  | 65.5 | When executing the word designation in CW continuous mode and CW/CCW mode |  |
|  |  | 75.0 | When executing the *DM designation in CW continuous mode and CW/CCW mode |  |
|  |  | 45.4 | When changing the word designation in CW continuous mode and CW/CCW mode |  |
|  |  | 53.8 | When changing the $*$ DM designation in CW continuous mode and CW/CCW mode |  |
|  |  | 65.5 | When executing the word designation in CCW continuous mode and CW/CCW mode |  |
|  |  | 75.0 | When executing the *DM designation in CCW continuous mode and CW/CCW mode |  |
|  |  | 45.5 | When changing the word designation in CCW continuous mode and CW/CCW mode |  |
|  |  | 53.6 | When changing the $*$ DM designation in CCW continuous mode and CW/CCW mode |  |
|  |  | 65.0 | When executing the word designation in CW continuous mode and Feed/Dir mode |  |
|  |  | 74.5 | When executing the $*$ DM designation in CW continuous mode and Feed/Dir mode |  |
|  |  | 45.4 | When changing the word designation in CW continuous mode and Feed/Dir mode |  |
|  |  | 53.5 | When changing the $*$ DM designation in CW continuous mode and Feed/Dir mode |  |
|  |  | 65.4 | When executing the word designation in CCW continuous mode and Feed/Dir mode |  |
|  |  | 74.8 | When executing the $*$ DM designation in CCW continuous mode and Feed/Dir mode |  |
|  |  | 45.5 | When changing the word designation in CCW continuous mode and Feed/Dir mode |  |
|  |  | 53.6 | When changing the $*$ DM designation in CCW continuous mode and Feed/Dir mode |  |
| --- | AVG | 23.2 | Average for 1 cycle (constant designation) | 3.2 |
|  |  | 23.9 | Average for 1 cycle (word designation) |  |
|  |  | 84.2 | Average for 64 cycles (*DM designation) |  |
| --- | FCS | 27.6 | Adding one word and outputting to word | 2.6 |
|  |  | 592.3 | Adding 999 words and outputting to *DM |  |
| --- | HEX | 25.8 | Word $\rightarrow$ Word | 2.6 |
|  |  | 72.2 | *DM $\rightarrow$ *DM |  |
| --- | HMS | 30.7 | When converting word to word | 2.6 |
|  |  | 45.0 | When converting *DM to *DM |  |
| --- | MAX | 21.9 | Searching one word and outputting to word | 2.6 |
|  |  | 713.9 | Searching 999 words and outputting to *DM |  |
| --- | MIN | 21.9 | Searching one word and outputting to word | 2.6 |
|  |  | 713.9 | Searching 999 words and outputting to *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| --- | NEG | 12.0 | Converting constant to word |  | 3.0 |  |
|  |  | 12.8 | Converting word to word |  |  |  |
|  |  | 28.3 | Converting *DM to *DM |  |  |  |
| --- | PID | 392.5 | Initializing word to word |  | 3.3 |  |
|  |  | 418.8 | Initializing *DM to *DM |  |  |  |
|  |  | 29.3 | Sampling word to word |  |  |  |
|  |  | 58.7 | Sampling $*$ DM to $*$ DM |  |  |  |
| --- | PWM | 30.3 | Constant for pulse width ratio |  | 2.6 |  |
|  |  | 43.4 | Word for pulse width ratio |  |  |  |
|  |  | 46.0 | *DM for pulse width ratio |  |  |  |
| --- | SCL2 | 35.1 | Parameter word designation, word to word |  | 2.6 |  |
|  |  | 59.3 | Parameter $*$ DM designation, $*$ DM to $*$ DM |  |  |  |
| --- | SCL3 | 37.1 | Parameter word designation, word to word | 2.6 |  |  |
|  |  | 62.3 | Parameter $*$ DM designation, $*$ DM to $*$ DM |  |  |  |
| --- | SEC | 29.8 | Converting from word to word | 2.6 |  |  |
|  |  | 44.0 | Converting from *DM to *DM |  |  |  |
| --- | SRCH | 28.9 | Searching one word and outputting to a word | 2.6 |  |  |
|  |  | 1.40 ms | *DM specification, searching 2,048 words and outputting to $* D M$ |  |  |  |
| --- | STUP | 3.42 ms | Constant specification, executed first scan | 2.6 |  |  |
|  |  | 34.1 | Constant specification, executed second scan or later |  |  |  |
|  |  | 3.44 ms | *DM specification, executed first scan |  |  |  |
|  |  | 39.8 | *DM specification, executed second scan or later |  |  |  |
| --- | SUM | 22.8 | Word added and output to word | 2.6 |  |  |
|  |  | 1.44 ms | *DM specification, 999 bytes added and output to $* \mathrm{DM}$ |  |  |  |
| --- | SYNC | 34.6 | Constant ratio specification, when executed | 2.6 |  |  |
|  |  | 35.3 | Word ratio specification, when executed |  |  |  |
|  |  | 42.5 | *DM ratio specification, when executed |  |  |  |
|  |  | 25.3 | Word ratio specification, when changed |  |  |  |
|  |  | 32.6 | *DM ratio specification, when changed |  |  |  |
| --- | TIML |  |  | Reset | IL | JMP |
|  |  | 12.8 | Normal execution, constant specification | 17.9 | 17.5 | 8.1 |
|  |  | 13.5 | Interrupt execution, constant specification | 25.7 | 25.5 | 8.1 |
| --- | TMHH |  |  | Reset | IL | JMP |
|  |  | 12.3 | Normal execution, constant specification | 15.6 | 15.1 | 7.4 |
|  |  | 12.7 | Interrupt execution, constant specification | 17.2 | 16.9 | 9.1 |
|  |  | 12.7 | Normal execution, *DM specification | 23.6 | 23.3 | 7.7 |
|  |  | 13.6 | Interrupt execution, *DM specification | 25.1 | 24.7 | 9.1 |
| --- | ZCP | 9.4 | Comparing a constant to a constant range and output to word | 2.6 |  |  |
|  |  | 11.8 | Comparing a word to a word range and output to word |  |  |  |  |  |
|  |  | 33.4 | Comparing *DM to *DM and output to *DM |  |  |  |  |  |
| --- | ZCPL | 19.5 | Comparing a word to a word range | 2.6 |  |  |
|  |  | 45.2 | Comparing *DM to *DM |  |  |  |  |  |

## 8-3 SRM1(-V2) Cycle Time and I/O Response Time

## 8-3-1 The SRM1(-V2) Cycle

The overall flow of SRM1(-V2) operation is as shown in the following flowchart.


Note 1. The cycle time can be read using Programming Devices.
2. Cycle time maximum and current cycle time are stored in AR 14 and AR 15.
3. Change to processing will cause cycle times to change therefore the calculated values and actual values (for cycle time) will no always match.

## 8-3-2 SRM1(-V2) Cycle Time

The processes involved in a single SRM1(-V2) cycle are shown in the following table, and their respective processing times are explained.

| Process | Content | Time requirements |
| :--- | :--- | :--- |
| Overseeing | Setting cycle watchdog timer, UM check, etc. | 0.18 ms |
| CompoBus/S end wait | Waiting for CompoBus/S processing to finish | CompoBus/S communications re- <br> sponse time - Overseeing time - <br> RS-232C port servicing time - periph- <br> eral port servicing time |
| Input refreshing | Input information is read to input bits. | 0.02 ms |
| Program execution | User program is executed. <br> Refer to 8-3-6 SRM1(-V2) Instruction Execution <br> Times. | Total time for executing instructions. <br> (Varies according to content of user's <br> program.) |
| Cycle time calculation | Standby until set time, when minimum cycle time is <br> set in DM 6619 of PC Setup. <br> Calculation of cycle time. | Almost instantaneous, except for <br> standby processing. |
| Output refreshing | Output information (results of executing program) is <br> written to output bits. <br> CompoBus/S communications are started. | 0.05 ms |
| RS-232C port servicing | Devices connected to RS-232C port serviced. | $5 \%$ or less of cycle time, but always <br> between 0.55 and 131 ms <br> (Set in DM 6616.) |
| Peripheral port servicing | Devices connected to peripheral port serviced. | $5 \%$ or less of cycle time, but always <br> between 0.55 and 131 ms <br> (Set in DM 6617.) |

## Minimum Cycle Time

In SRM1(-V2) PCs, CompoBus/S communications are started after the output refresh is completed. As a result, when the overseeing time plus the RS-232C port servicing time plus the peripheral port servicing time is shorter than the CompoBus/S communications response time, processing is placed on stand-by until CompoBus/S communications are completed.
The minimum cycle time therefore is the the CompoBus/S communications response time plus the program execution time plus the input refresh time plus the output refresh time. The CompoBus/S communications response time depends on the "maximum number of nodes" and "communications mode" settings, as follows:

| Max. number of nodes | Communications mode | CompoBus/S response time |
| :---: | :---: | :---: |
| 32 | High-speed mode | 0.8 ms |
|  | Long-distance mode | 6.0 ms |
| 16 | High-speed mode | 0.5 ms |
|  | Long-distance mode | 4.0 ms |

Note The maximum number of nodes and communications mode are set in the PC Setup (DM 6603).

Cycle Time and Operations The effects of the cycle time on SRM1(-V2) operations are as shown below. When a long cycle time is affecting operation, either reduce the cycle time or improve responsiveness with interrupt programs.

| Cycle time | Operation conditions |
| :--- | :--- |
| 10 ms or longer | TIMH(15) may be inaccurate when TC 004 through TC 127 are used (operation will be normal for <br> TC 000 through TC 003). |
| 20 ms or longer | Programming using the 0.02-second Clock Bit (SR 25401) may be inaccurate. |
| 100 ms or longer | TIM may be inaccurate. Programming using the 0.1-second Clock Bit (SR 25500) may be inaccu- <br> rate. A CYCLE TIME OVER error is generated (SR 25309 will turn ON). See note 1. |
| 120 ms or longer | The FALS 9F monitoring time SV is exceeded. A system error (FALS 9F) is generated, and opera- <br> tion stops. See note 2. |
| 200 ms or longer | Programming using the 0.2-second Clock Bit (SR 25501) may be inaccurate. |

Note 1. The PC Setup (DM 6655) can be used to disable detection of CYCLE TIME OVER error.
2. The cycle monitoring time can be changed in the PC Setup (DM 6618).

## Cycle Time Example

The following is an example of a cycle time calculation.
The operating conditions are assumed to be as follows:
User's program:500 instructions (consists of only LD and OUT)
Cycle time: Variable (no minimum set)
RS-232C port: Not used.
Max. nodes: 32 nodes and high-speed communications mode (CompoBus/S communication response time $=0.8 \mathrm{~ms}$ )
Peripheral: $\quad 0.7 \mathrm{~ms}$
The average processing time for a single instruction in the user's program is assumed to be $1.16 \mu \mathrm{~s}$. The cycle times are as shown in the following table.

| Process | Calculation method | Peripheral port used | Peripheral port not used |
| :--- | :--- | :--- | :--- |
| 1. Overseeing | Fixed | 0.18 ms | 0.18 ms |
| 2. CompoBus/S end wait | See previous page. | 0.00 ms | 0.62 ms |
| 3. Input refresh | Fixed | 0.02 ms | 0.02 ms |
| 4. Program execution | $1.16 \times 500(\mu \mathrm{~s})$ | 0.8 ms | 0.8 ms |
| 5. Cycle time calculation | Negligible | 0.00 ms | 0.00 ms |
| 6. Output refresh | $0.01 \times 1+0.005 \times 1(\mu \mathrm{~s})$ | 0.05 ms | 0.05 ms |
| 7. RS-232C port servicing | Not required | 0.00 ms | 0.00 ms |
| 8. Peripheral port servicing | $5 \%$ of cycle time | 0.7 ms | 0.00 ms |
| Cycle time | $(1)+(2)+(3)+\ldots+(8)$ | 1.75 ms | 1.67 ms |

Note 1. The cycle time can be read from the PC via a Programming Device.
2. The maximum and current cycle time are stored in AR 14 and AR 15.
3. The cycle time can vary with actual operating conditions and will not necessarily agree precisely with the calculated value.
4. When the peripheral port is used, there is no CompoBus/S end wait time as it is always 0 or less.
5. CompoBus/S end wait time $=0.8-0.18-0-0=0.62$ (CompoBus/S communication response time - Overseeing - RS-232C port servicing time peripheral port servicing time.

## 8-3-3 I/O Response Time

The I/O response time is the time it takes after an input signal has been received (i.e., after an input bit has turned ON) for the PC to check and process the information and to output a control signal (i.e., to output the result of the processing to an output bit).
CompoBus/S communications are started when the SRM1(-V2) input refresh finishes. The ON/OFF status is read from the Input Terminals during the input refresh and the ON/OFF status is output to the Output Terminal during the output refresh. Accordingly, the SRM1(-V2) I/O response time varies according to the cycle time and CompoBus/S communications cycle status or I/O timing.
Example calculations of the I/O response time are provided next.

## Minimum I/O Response Time

Minimum I/O response time =
Input ON delay + Output ON delay + CompoBus/S communications cycle time + SRM1(-V2) cycle time


## Maximum I/O Response Time

Maximum I/O response time =
Input ON delay + Output ON delay + CompoBus/S communications cycle time + SRM1(-V2) cycle time x 2


## 8-3-4 One-to-one PC Link I/O Response Time

When two SRM1s are linked in a 1:1 PC Link, the I/O response time is the time required for an input executed at one of the SRM1s to be output to the other SRM1 by means of 1:1 PC Link communications.
Minimum I/O Response Time The SRM1(-V2) responds most quickly under the following circumstances:
1, 2, 3... 1. The SRM1(-V2) receives an input signal just prior to the I/O refresh phase of the cycle.
2. The Master's communications servicing occurs just as the Master-to-Slave transmission begins.
3. The Slave's communications servicing occurs just after the transmission is completed.


Maximum I/O Response Time The SRM1(-V2) takes the longest to respond under the following circumstances:

1, 2, 3... 1. The SRM1(-V2) receives an input signal just after the I/O refresh phase of the cycle.
2. The Master's communications servicing just misses the Master-to-Slave transmission.
3. The transmission is completed just after the Slave's communications servicing ends.


## 8-3-5 Interrupt Processing Time

This section explains the processing times involved from the time an interrupt is executed until the interrupt processing routine is called, and from the time an interrupt processing routine is completed until returning to the initial location. This explanation applies to input, interval timer interrupts.
1,2,3... 1. Source of interrupt
2. Wait for completion of interrupt-mask processing
3. Change to interrupt processing
4. Interrupt routing (CPM1A only)
5. Return to initial location

The table below shows the times involved from the generation of an interrupt signal until the interrupt processing routine is called, and from when the interrupt processing routine is completed until returning to the original position.

| Item | Contents | Time |
| :--- | :--- | :--- |
| Wait for completion of <br> interrupt-mask processing | This is the time during which interrupts are waiting until processing has <br> been completed. This situation occurs when a mask processes is <br> executed. It is explained below in more detail. | See below. |
| Change to interrupt <br> processing | This is the time it takes to change processing to an interrupt. | $15 \mu \mathrm{~s}$ |
| Return | This is the time it takes, from execution of RET(93), to return to the proces- <br> sing that was interrupted. | $15 \mu \mathrm{~s}$ |

## Mask Processing

Interrupts are masked during processing of the operations described below. Until the processing is completed, any interrupts will remain masked for the indicated times.
Generation and clearing of non-fatal errors:
When a non-fatal error is generated and the error contents are registered at the SRM1(-V2), or when an error is being cleared, interrupts will be masked for a maximum of $100 \mu \mathrm{~s}$ until the processing has been completed.

Online editing:
Interrupts will be masked for a maximum of 600 ms (i.e.: editing DM 6144 to DM 6655) when online editing is executed during operation. In addition, the system processing may have to wait for a maximum of $170 \mu \mathrm{~s}$ during this processing.

## 8-3-6 SRM1(-V2) Instruction Execution Times

The following table lists the execution times for SRM1(-V2) instructions.

## Basic Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RSET | IL | JMP |
| --- | LD | 0.97 | Any | --- |  |  |
| --- | LD NOT | 0.97 |  |  |  |  |
| --- | AND AND NOT | 0.77 |  |  |  |  |
| --- | OR OR NOT | 0.78 | Any | --- |  |  |
| ---- | AND LD OR LD | 0.39 | Any | --- |  |  |
| --- | OUT OUT NOT | 2.2 |  |  |  |  |
| --- | SET | 2.7 |  |  |  |  |
| --- | RSET | 2.8 |  |  |  |  |
| --- | TIM | 5.7 | Constant for SV | 9.3 | 9.1 | 3.5 |
|  |  |  | *DM for SV | 17.4 | 17.2 | 3.5 |
| --- | CNT | 6.6 | Constant for SV | 8.0 | 3.6 | 3.8 |
|  |  |  | *DM for SV | 16.3 | 3.6 | 3.8 |

## Special Instructions and Expansion Instructions

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NOP | 0.20 | Any |  |  |  |
| 01 | END | 4.8 |  |  |  |  |
| 02 | IL | 2.5 |  | 1.4 |  |  |
| 03 | ILC | 1.9 |  | 1.9 |  |  |
| 04 | JMP | 2.2 |  | 1.3 |  |  |
| 05 | JME | 2.5 |  | 2.5 |  |  |
| 06 | FAL | 18.4 |  | 2.9 |  |  |
| 07 | FALS | 3.6 |  | 2.9 |  |  |
| 08 | STEP | 10.7 |  | 9.0 |  |  |
| 09 | SNXT | 5.9 |  | 4.1 |  |  |
| 10 | SFT | 14.5 | With 1-word shift register | Reset | IL | JMP |
|  |  |  |  | 11.0 | 1.4 | 1.4 |
|  |  | 21.0 | With 10-word shift register | 14.9 | 1.4 | 1.4 |
|  |  | 49.1 | With 100-word shift register | 30.8 | 1.4 | 1.4 |
| 11 | KEEP | 3.0 | Any | Reset | IL | JMP |
|  |  |  |  | 3.4 | 1.6 | 1.7 |
| 12 | CNTR | 14.8 | Constant for SV | Reset | IL <br> 6.6 | JMP |
|  |  |  |  |  |  | 6.5 |
|  |  | 23.2 | *DM for SV |  |  |  |
| 13 | DIFU | 6.7 | Any | Shift | IL | JMP |
|  |  |  |  | 5.8 | 5.2 | 1.3 |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | DIFD | 6.4 | Any | $\begin{array}{\|l\|} \hline \text { Shift } \\ \hline 5.8 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { IL } \\ \hline 5.7 \\ \hline \end{array}$ | JMP |
|  |  |  |  |  |  | 1.3 |
| 15 | TIMH | 10.3 | Regular execution, constant for SV | Reset | IL | JMP |
|  |  |  |  | 14.1 | 13.9 | 7.0 |
|  |  | 10.9 | Interrupt execution, constant for SV | 15.6 | 15.4 | 8.5 |
|  |  | 10.3 | Regular execution, *DM for SV | 22.8 | 22.1 | 7.0 |
|  |  | 10.9 | Interrupt execution, *DM for SV | 23.9 | 23.6 | 8.5 |
| 16 | WSFT | 16.2 | With 1-word shift register | 2.9 |  |  |
|  |  | 23.0 | With 10-word shift register |  |  |  |  |
|  |  | 712.3 | With 1,024-word shift register using *DM |  |  |  |  |
| 17 | ASFT* | 18.6 | Shifting a word | 3.0 |  |  |
|  |  | 25.9 | Shifting 10 words |  |  |  |
|  |  | 865.7 | Shifting 1,023 words via *DM |  |  |  |
| 20 | CMP | 9.1 | When comparing a constant to a word | 3.0 |  |  |
|  |  | 9.9 | When comparing two words |  |  |  |
|  |  | 25.6 | When comparing two *DM |  |  |  |
| 21 | MOV | 9.1 | When transferring a constant to a word | 3.0 |  |  |
|  |  | 9.5 | When transferring from one word to another |  |  |  |
|  |  | 24.9 | When transferring *DM to *DM |  |  |  |
| 22 | MVN | 9.3 | When transferring a constant to a word | 3.0 |  |  |
|  |  | 9.8 | When transferring from one word to another |  |  |  |
|  |  | 25.1 | When transferring $*$ DM to $*$ DM |  |  |  |
| 23 | BIN | 17.2 | When converting a word to a word | 3.0 |  |  |
|  |  | 32.0 | When converting *DM to *DM |  |  |  |
| 24 | BCD | 15.8 | When converting a word to a word | 3.0 |  |  |
|  |  | 30.6 | When converting *DM to *DM |  |  |  |
| 25 | ASL | 9.9 | When shifting a word | 2.9 |  |  |
|  |  | 17.3 | When shifting *DM |  |  |  |
| 26 | ASR | 9.7 | When shifting a word | 3.0 |  |  |
|  |  | 17.2 | When shifting *DM |  |  |  |
| 27 | ROL | 8.5 | When rotating a word | 2.9 |  |  |
|  |  | 16.1 | When rotating *DM |  |  |  |
| 28 | ROR | 8.5 | When rotating a word | 2.9 |  |  |
|  |  | 16.1 | When rotating *DM |  |  |  |
| 29 | COM | 10.5 | When inverting a word | 3.0 |  |  |
|  |  | 17.7 | When inverting *DM |  |  |  |
| 30 | ADD | 15.9 | Constant + word $\rightarrow$ word | 3.1 |  |  |
|  |  | 16.4 | Word + word $\rightarrow$ word |  |  |  |
|  |  | 39.5 | *DM + *DM $\rightarrow$ *DM |  |  |  |
| 31 | SUB | 15.6 | Constant - word $\rightarrow$ word | 3.0 |  |  |
|  |  | 16.3 | Word - word $\rightarrow$ word |  |  |  |
|  |  | 38.6 | *DM - *DM $\rightarrow$ *DM |  |  |  |
| 32 | MUL | 29.7 | Constant $\times$ word $\rightarrow$ word | 3.0 |  |  |
|  |  | 28.5 | Word $\times$ word $\rightarrow$ word |  |  |  |
|  |  | 51.6 | $*$ DM $\times *$ DM $\rightarrow *$ DM |  |  |  |
| 33 | DIV | 27.2 | Word $\div$ constant $\rightarrow$ word | 2.9 |  |  |
|  |  | 28.5 | word $\div$ word $\rightarrow$ word |  |  |  |
|  |  | 53.1 | $*$ DM $\div *$ DM $\rightarrow *$ DM |  |  |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 34 | ANDW | 14.3 | Constant $\cap$ word $\rightarrow$ word | 2.9 |
|  |  | 15.2 | Word $\cap$ word $\rightarrow$ word |  |
|  |  | 37.3 | $*$ DM $\cap *$ DM $\rightarrow *$ DM |  |
| 35 | ORW | 14.3 | Constant V word $\rightarrow$ word | 2.9 |
|  |  | 15.2 | Word V word $\rightarrow$ word |  |
|  |  | 37.3 | *DM V *DM $\rightarrow$ *DM |  |
| 36 | XORW | 14.3 | Constant $\vee$ word $\rightarrow$ word | 2.9 |
|  |  | 15.2 | Word $\vee$ word $\rightarrow$ word |  |
|  |  | 37.3 | $*$ DM $\vee *$ DM $\rightarrow$ *DM |  |
| 37 | XNRW | 14.3 | Constant $\nabla$ word $\rightarrow$ word | 2.9 |
|  |  | 15.2 | Word $\bar{\nabla}$ word $\rightarrow$ word |  |
|  |  | 37.3 | $* \mathrm{DM} \nabla * \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |
| 38 | INC | 9.9 | When incrementing a word | 2.9 |
|  |  | 17.3 | When incrementing *DM |  |
| 39 | DEC | 10.2 | When decrementing a word | 2.9 |
|  |  | 17.4 | When decrementing *DM |  |
| 40 | STC | 3.5 | Any | 2.9 |
| 41 | CLC | 3.0 |  | 2.9 |
| 46 | MSG | 11.3 | With message in words | 2.9 |
|  |  | 19.4 | With message in *DM |  |
| 47 | RXD* | 39.1 | Word specification, 1 byte input | 2.9 |
|  |  | 116.8 | *DM specification, 256 bytes input |  |
| 48 | TXD* | 31.3 | Word specification, 1 byte input (RS-232C) | 2.9 |
|  |  | 266.5 | *DM specification, 256 bytes input (RS-232C) |  |
|  |  | 26.7 | Word specification, 1 byte input (Host Link) |  |
|  |  | 34.0 | *DM specification, 256 bytes input (Host Link) |  |
| 50 | ADB | 16.8 | Constant + word $\rightarrow$ word | 3.0 |
|  |  | 17.6 | Word + word $\rightarrow$ word |  |
|  |  | 39.9 | $*$ DM + *DM $\rightarrow$ *DM |  |
| 51 | SBB | 17.0 | Constant - word $\rightarrow$ word | 3.0 |
|  |  | 17.8 | Word - word $\rightarrow$ word |  |
|  |  | 40.2 | *DM - *DM $\rightarrow$ *DM |  |
| 52 | MLB | 19.1 | Constant $\times$ word $\rightarrow$ word | 3.0 |
|  |  | 20.1 | Word $\times$ word $\rightarrow$ word |  |
|  |  | 43.5 | $* \mathrm{DM} \times * \mathrm{DM} \rightarrow *$ DM |  |
| 53 | DVB | 19.5 | Word $\div$ constant $\rightarrow$ word | 3.0 |
|  |  | 20.4 | Word $\div$ word $\rightarrow$ word |  |
|  |  | 43.7 | $* \mathrm{DM} \div * \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |
| 54 | ADDL | 26.7 | Word + word $\rightarrow$ word | 3.0 |
|  |  | 49.9 | $*$ DM + *DM $\rightarrow *$ DM |  |
| 55 | SUBL | 26.8 | Word - word $\rightarrow$ word | 3.0 |
|  |  | 49.9 | *DM - *DM $\rightarrow$ *DM |  |
| 56 | MULL | 81.4 | Word $\times$ word $\rightarrow$ word | 3.0 |
|  |  | 106.2 | $* \mathrm{DM} \times * \mathrm{DM} \rightarrow * \mathrm{DM}$ |  |
| 57 | DIVL | 76.9 | Word $\div$ word $\rightarrow$ word | 3.0 |
|  |  | 101.8 | $*$ DM $\div *$ DM $\rightarrow$ *DM |  |
| 60 | CMPL | 16.9 | Comparing words | 2.9 |
|  |  | 32.9 | Comparing *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 66 | SCL* | 69.5 | Word specification | 3.0 |
|  |  | 91.5 | *DM specification |  |
| 67 | BCNT* | 26.9 | Counting a word | 3.0 |
|  |  | 2.29 ms | Counting 6,656 words via *DM |  |
| 68 | BCMP* | 41.4 | Comparing constant, results to word | 3.0 |
|  |  | 41.9 | Comparing word, results to word |  |
|  |  | 64.5 | Comparing *DM, results to *DM |  |
| 69 | STIM ${ }^{*}$ | 34.7 | Word specification, one-shot timer start | 3.0 |
|  |  | 49.5 | *DM specification, one-shot timer start |  |
|  |  | 35.3 | Word specification, scheduled interrupt start |  |
|  |  | 50.0 | *DM specification, scheduled interrupt start |  |
|  |  | 33.9 | Words specification, timer read |  |
|  |  | 49.5 | *DM specification timer read |  |
|  |  | 11.4 | Word specification, timer stop |  |
| 70 | XFER | 22.9 | When transferring a constant to a word | 3.0 |
|  |  | 24.0 | When transferring a word to a word |  |
|  |  | 902.0 | When transferring 1,024 words using *DM |  |
| 71 | BSET | 15.2 | When setting a constant to 1 word | 3.0 |
|  |  | 15.7 | When setting word constant to 10 words |  |
|  |  | 565.2 | When setting *DM to 1,024 words |  |
| 73 | XCHG | 16.2 | Word $\rightarrow$ word | 3.1 |
|  |  | 31.5 | *DM $\rightarrow$ *DM |  |
| 74 | SLD | 13.6 | Shifting 1 word | 3.0 |
|  |  | 26.7 | Shifting 10 word |  |
|  |  | 1.54 ms | Shifting 1024 words using *DM |  |
| 75 | SRD | 13.6 | Shifting 1 word | 3.0 |
|  |  | 26.6 | Shifting 10 word |  |
|  |  | 1.54 ms | Shifting 1,024 words using *DM |  |
| 76 | MLPX | 25.5 | When decoding word to word | 3.0 |
|  |  | 48.9 | When decoding *DM to *DM |  |
| 77 | DMPX | 35.1 | When encoding word to word | 3.0 |
|  |  | 58.1 | When encoding *DM to *DM |  |
| 78 | SDEC | 26.8 | When decoding word to word | 2.9 |
|  |  | 49.9 | When decoding $*$ DM to $*$ DM |  |
| 80 | DIST | 21.3 | When setting a constant to a word + a word | 3.0 |
|  |  | 21.9 | When setting a word to a word + a word |  |
|  |  | 45.7 | When setting *DM to *DM + * ${ }^{\text {dM }}$ |  |
|  |  | 34.3 | When setting a constant to a stack |  |
|  |  | 35.3 | When setting a word to a stack |  |
|  |  | 59.3 | When setting *DM to a stack via *DM |  |


| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 81 | COLL | 21.4 | When setting a constant + a word to a word | 3.0 |
|  |  | 21.8 | When setting a word + a word to a word |  |
|  |  | 44.9 | When setting *DM + *DM to *DM |  |
|  |  | 34.0 | When setting a word + constant to FIFO stack |  |
|  |  | 33.9 | When setting a word + word to FIFO stack |  |
|  |  | 892.0 | When setting a *DM $+* D M$ to FIFO stack via $*$ DM |  |
|  |  | 35.4 | When setting a word + constant to LIFO stack |  |
|  |  | 36.1 | When setting a word + word to LIFO stack |  |
|  |  | 60.5 | When setting a *DM + *DM to LIFO stack via $*$ DM |  |
| 82 | MOVB | 18.2 | When transferring a constant to a word | 3.0 |
|  |  | 19.0 | When transferring one word to another |  |
|  |  | 42.1 | When transferring *DM to *DM |  |
| 83 | MOVD | 16.3 | When transferring a constant to a word | 2.9 |
|  |  | 17.6 | When transferring one word to another |  |
|  |  | 39.9 | When transferring *DM to *DM |  |
| 84 | SFTR | 21.0 | Shifting 1 word | 3.0 |
|  |  | 26.9 | Shifting 10 word |  |
|  |  | 718.5 | Shifting 1,024 words using *DM |  |
| 85 | TCMP | 30.0 | Comparing constant to word-set table | 3.0 |
|  |  | 30.7 | Comparing word to word-set table |  |
|  |  | 53.1 | Comparing *DM to *DM-set table |  |
| 86 | ASC | 30.0 | Word $\rightarrow$ word | 3.0 |
|  |  | 53.7 | $*$ DM $\rightarrow$ *DM |  |
| 91 | SBS | 13.2 | Any | 3.0 |
| 92 | SBN | --- |  | 1.3 |
| 93 | RET | 7.8 |  | 1.3 |
| 99 | MCRO | 26.8 | With word-set I/O operands | $3.0$ |
|  |  | 43.5 | With * DM-set I/O operands |  |

Note Those instructions marked with an asterisk are expansion instructions.

Expansion Instructions without Default Function Codes

| Code | Mnemonic | ON execution time ( $\mu \mathrm{s}$ ) | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| --- | FCS | 23.4 | Adding one word and outputting to word | 3.0 |
|  |  | 643.7 | Adding 999 words and outputting to *DM |  |
| --- | HEX | 43.6 | DM $\rightarrow$ DM | 3.0 |
|  |  | 73.5 | *DM $\rightarrow$ *DM |  |
| --- | NEG | 46.0 | Converting constant to word | 3.0 |
|  |  | 48.0 | Converting word to word |  |
|  |  | 65.5 | Converting *DM to *DM |  |
| --- | PID | 420.0 | Initializing word to word | 3.0 |
|  |  | 452.0 | Initializing *DM to *DM |  |
|  |  | 63.0 | Sampling word to word |  |
|  |  | 84.5 | Sampling $*$ DM to $*$ DM |  |
| --- | STUP | 51.2 | Transferring constant to word | 3.0 |
|  |  | 58.2 | Transferring word to word |  |


| Code | Mnemonic | ON execution <br> time $(\mu \mathbf{s})$ | Conditions (Top: min.; bottom: max.) | OFF execution time ( $\mu \mathbf{s}$ ) |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| --- | ZCP | 45.0 | Comparing a word to a constant range | 3.0 |  |
|  |  | 46.5 | Comparing a word to a word range |  |  |
|  |  | 69.0 | Comparing $* D M$ to $* D M$ |  |  |

## SECTION 9 Troubleshooting

This section describes how to diagnose and correct the hardware and software errors that can occur during PC operation.
9-1 Introduction ..... 550
9-2 Programming Console Operation Errors ..... 550
9-3 Programming Errors ..... 551
9-4 User-defined Errors ..... 552
9-5 Operating Errors ..... 553
9-5-1 Non-fatal Errors ..... 553
9-5-2 Fatal Errors ..... 554
9-5-3 Other Errors ..... 554
9-6 Error Log ..... 555
9-7 Host Link Errors ..... 557
9-8 Troubleshooting Flowcharts ..... 557

## 9-1 Introduction

PC errors can be divided broadly into the following four categories:

## 1, 2, 3... 1. Program Input Errors

These errors occur when inputting a program or attempting an operation used to prepare the PC for operation.
2. Programming Errors

These errors will occur when the program is checked using the Program Check operation.
3. User-defined Errors

There are three instructions that the user can use to define his own errors or messages. The instructions will be executed when a particular condition (defined by the user) has occurred during operation.
4. Operating Errors

These errors occur after program execution has been started.
a) Non-fatal Operating Errors

PC operation and program execution will continue after one or more of these errors have occurred.
b) Fatal Operating Errors

PC operation and program execution will stop and all outputs from the PC will be turned OFF when any of these errors have occurred.
The PC's indicators will indicate when a PC error has occurred and an error message or code will be displayed on the Programming Console or host computer if one is connected. The error code is also contained in SR 25300 to SR 25307.
For the most recent errors, both the type of error and time of occurrence will be recorded in the PC's error log area. Details are provided starting on page 555.
There are flags and other information provided in the SR and AR areas that can be used in troubleshooting. Refer to Section 3 Memory Areas for lists of these.

Note In addition to the errors described above, communications errors can occur when the PC is part of a Host Link System. Refer to page 557 for details.

## 9-2 Programming Console Operation Errors

The following error messages may appear when performing operations on the Programming Console. Correct the error as indicated and continue with the operation. The asterisks in the displays shown below will be replaced with numeric data, normally an address, in the actual display. Refer to the Ladder Support Software Operation Manual, SYSMAC Support Software Operation Manual: Cseries PCs, or Data Access Console Operation Manual for errors that may appear when operating the SSS or a Data Access Console.

| Message | Meaning and appropriate response |
| :--- | :--- |
| REPL ROM | An attempt was made to write to write-protected memory. Set bits <br> 00 to 03 of DM 6602 to "0." |
| PROG OVER | lhe instruction at the last address in memory is not NOP(00). Erase <br> all unnecessary instructions at the end of the program. |
| ADDR OVER | An address was set that is larger than the highest memory address <br> in Program Memory. Input a smaller address. |
| SET DATA <br> ERR | FALS 00 has been input, and "00" cannot be input. Re-input the <br> data. |
| I/O NO. ERR | A data area address has been designated that exceeds the limit of <br> the data area, e.g., an address is too large. Confirm the <br> requirements for the instruction and re-enter the address. |

## 9-3 Programming Errors

These errors in program syntax will be detected when the program is checked using the Program Check operation.
Three levels of program checking are available. The desired level must be designated to indicate the type of errors that are to be detected. The following table provides the error types, displays, and explanations of all syntax errors. Check level 0 checks for type A, B, and C errors; check level 1, for type A and B errors; and check level 2, for type A errors only.

## Level A Errors

| Message | Meaning and appropriate response |
| :--- | :--- |
| ????? | The program has been damaged, creating a non-existent function <br> code. Re-enter the program. |
| CIRCUIT <br> ERR | The number of logic blocks and logic block instructions does not <br> agree, i.e., either LD or LD NOT has been used to start a logic <br> block whose execution condition has not been used by another <br> instruction, or a logic block instruction has been used that does not <br> have the required number of logic blocks. Check your program. |
| OPERAND <br> ERR | A constant entered for the instruction is not within defined values. <br> Change the constant so that it lies within the proper range. |
| NO END <br> INSTR | There is no END(01) in the program. Write END(01) at the final <br> address in the program. |
| LOCN ERR | An instruction is in the wrong place in the program. Check <br> instruction requirements and correct the program. |
| JME <br> UNDEFD | A JME(05) instruction is missing for a JMP(04) instruction. Correct <br> the jump number or insert the proper JME(05) instruction. |
| DUPL | The same jump number or subroutine number has been used twice. <br> Correct the program so that the same number is only used once for <br> each. |
| SBN <br> UNDEFD | The SBS(91) instruction has been programmed for a subroutine <br> number that does not exist. Correct the subroutine number or <br> program the required subroutine. |
| STEP ERR | STEP(08) with a section number and STEP(08) without a section <br> number have been used incorrectly. Check STEP(08) programming <br> requirements and correct the program. |

## Level B Errors

| Message | Meaning and appropriate response |
| :--- | :--- |
| IL-ILC ERR | IL(02) and ILC(03) are not used in pairs. Correct the program so <br> that each IL(02) has a unique ILC(03). Although this error message <br> will appear if more than one IL(02) is used with the same ILC(03), <br> the program will be executed as written. Make sure your program is <br> written as desired before proceeding. |
| JMP-JME <br> ERR | JMP(04) and JME(05) are not used in pairs. Make sure your <br> program is written as desired before proceeding. |
| SBN-RET <br> ERR | If the displayed address is that of SBN(92), two different <br> subroutines have been defined with the same subroutine number. <br> Change one of the subroutine numbers or delete one of the <br> subroutines. If the displayed address is that of RET(93), RET(93) <br> has not been used properly. Check requirements for RET(93) and <br> correct the program. |

## Level C Errors

| Message | Meaning and appropriate response |
| :--- | :--- |
| COIL DUPL | The same bit is being controlled (i.e., turned ON and/or OFF) by <br> more than one instruction (e.g., OUT, OUT NOT, DIFU(13), <br> DIFD(14), KEEP(11), SFT(10)). Although this is allowed for certain <br> instructions, check instruction requirements to confirm that the <br> program is correct or rewrite the program so that each bit is <br> controlled by only one instruction. |
| JMP  <br> UNDEFD JME(05) has been used with no JMP(04) with the same jump <br> number. Add a JMP(04) with the same number or delete the <br> JME(05) that is not being used. <br> SBS <br> UNDEFD A subroutine exists that is not called by SBS(91). Program a <br> subroutine call in the proper place, or delete the subroutine if it is <br> not required. |  |

Expansion instructions (those assigned to function codes 17, 18, 19, 47, 48, 60 to $69,87,88$, and 89 ) are not subject to program checks. Program checks also do not cover DM 1024 to DM 6143 for PCs that do not support this part of the DM area. Data will not be written even if these areas are specified and data read from these areas will always be "0000."

## 9-4 User-defined Errors

There are four instructions that the user can use to define his own errors or messages. These instructions are used to send messages to the Programming Console connected to the PC, cause a non-fatal or a fatal error.

MSG(46) is used to display a message on the Programming Console. The message, which can be up to 16 characters long, is displayed when the instruction's execution condition is ON. Refer to page 497 for details.
FAILURE ALARM - FAL(06)
FAL(06) is an instruction that causes a non-fatal error. Refer to page 385 for details. The following will occur when an FAL(06) instruction is executed:
1, 2, 3... 1. The ERR/ALM indicator on the CPU Unit will flash. PC operation will continue.
2. The instruction's 2-digit BCD FAL number (01 to 99) will be written to SR 25300 to SR 25307.
3. The FAL number will be recorded in the PC's error log area. The time of occurrence will also be recorded in CPM2A PCs and CPM2C PCs that are equipped with an internal clock.
The FAL numbers can be set arbitrarily to indicate particular conditions. The same number cannot be used as both an FAL number and an FALS number.
To clear an FAL error, correct the cause of the error, execute FAL 00, and then clear the error using the Programming Console.

## SEVERE FAILURE ALARM FALS(07) <br> FALS(07) is an instruction that causes a fatal error. Refer to page 385 for details. The following will occur when an FALS(07) instruction is executed:

1, 2, 3... 1. Program execution will be stopped and outputs will be turned OFF.
2. The ERR/ALM indicator on the CPU Unit will be lit.
3. The instruction's 2 -digit BCD FALS number (01 to 99 ) will be written to SR 25300 to SR 25307.
4. The FALS number will be recorded in the PC's error log area. The time of occurrence will also be recorded in CPM2A PCs and CPM2C PCs that are equipped with an internal clock.
The FALS numbers can be set arbitrarily to indicate particular conditions. The same number cannot be used as both an FAL number and an FALS number.
To clear an FALS error, switch the PC to PROGRAM Mode, correct the cause of the error, and then clear the error using the Programming Console.

## 9-5 Operating Errors

There are two kinds of operating errors, non-fatal and fatal. PC operation will continue after a non-fatal error occurs, but operation will be stopped if a fatal error occurs.

Investigate all errors, whether fatal or not. Remove the cause of the error as soon as possible and restart the PC. Refer to the CPM1 Operation Manual, CPM2A Operation Manual, or CPM2C Operation Manual for hardware information and Programming Console operations related to errors. Refer to the SSS Operation Manual for SSS operations related to errors.

## 9-5-1 Non-fatal Errors

PC operation and program execution will continue after one or more of these errors have occurred. Although PC operation will continue, the cause of the error should be corrected and the error cleared as soon as possible.
When one of these errors occurs, the POWER and RUN indicators will remain lit and the ERR/ALM indicator will flash.

| Message | FAL No. | Meaning and appropriate response |
| :--- | :--- | :--- |
| SYS FAIL FAL** <br> (See note.) | 01 to 99 | An FAL(06) instruction has been executed in the program. Check the FAL number to <br> determine conditions that would cause execution, correct the cause, and clear the <br> error. |
|  | 9B | An error has been detected in the PC Setup. Check flags AR 1300 to AR 1302, and <br> correct as directed. <br> AR 1300 ON: An incorrect setting was detected in the PC Setup (DM 6600 to DM <br> 6614) when power was turned on. Correct the settings in PROGRAM Mode and turn <br> on the power again. <br> AR 1301 ON: An incorrect setting was detected in the PC Setup (DM 6615 to DM <br> 6644) when switching to RUN Mode. Correct the settings in PROGRAM Mode and <br> switch to RUN Mode again. <br> AR 1302 ON: An incorrect setting was detected in the PC Setup (DM 6645 to DM <br> 6655) during operation. Correct the settings and clear the error. |
| BATT LOW <br> (CPM2A/CPM2C <br> PCs only) | F7 | If the voltage of the CPM2A-BAT01 or CPM2C-BAT01 backup battery is below the <br> minimum level, the ERR/ALM indicator will flash and SR 25308 will be turned ON. <br> Replace the battery. (Data will be backed up for one week after this error occurs.) |
| SCAN TIME OVER | F8 | Watchdog timer has exceeded 100 ms. (SR 25309 will be ON.) <br> This indicates that the program cycle time is longer than recommended. Reduce cycle <br> time if possible. (The PC Setup can be set so that this error won't be detected.) |

Note ** is 01 to 99 or 9B.

## 9-5-2 Fatal Errors

PC operation and program execution will stop and all outputs from the PC will be turned OFF when any of these errors have occurred.
All CPU Unit indicators will be OFF for the power interruption error. For all other fatal operating errors, the POWER and ERR/ALM indicators will be lit. The RUN indicator will be OFF.

| Message | $\begin{aligned} & \hline \text { FALS } \\ & \text { No. } \end{aligned}$ | Meaning and appropriate response |
| :---: | :---: | :---: |
| Power interruption (no message) | 00 | Power has been interrupted for at least 10 ms . Check power supply voltage and power lines. Try to power-up again. |
| MEMORY ERR | F1 | AR 1308 ON: An unspecified bit area exists in the user program. Check the program and correct errors. |
|  |  | AR 1309 ON: An error has occurred in the flash memory. Since the number of writings to the flash memory has exceeded the specified level, replace the CPU Unit. |
|  |  | AR 1310 ON: A checksum error has occurred in read-only DM (DM 6144 to DM 6599). Check and correct the settings in the read-only DM area. |
|  |  | AR 1311 ON: A checksum error has occurred in the PC Setup. Initialize all of the PC Setup and re-input. |
|  |  | AR 1312 ON: A checksum error has occurred in the program. Check the program and correct any errors detected. |
|  |  | AR 1313 ON: A checksum error has occurred in the expansion instruction's function code assignment area. Expansion instruction function codes will be returned to default settings. Assign function codes again. |
|  |  | AR 1314 ON: Power interruption hold area was not held. Clear the error and reset the settings of the power interruption hold area. |
|  |  | AR 1315 ON: An error has occurred in CompoBus/S communications. If the error cannot be corrected, replace the CPU Unit (SRM1(-V2) only). |
| NO END INST | F0 | END(01) is not written in the program. Write END(01) at the end of the program. |
| I/O BUS ERR (See note 1.) | C0 | An error has occurred during data transfer between the CPU Unit and an Expansion Unit or Expansion I/O Unit. Check the Unit's connecting cable. |
| I/O UNIT OVER (See note 1.) | E1 | Too many Expansion Units or Expansion I/O Units have been connected. Check the PC configuration. |
| SYS FAIL FALS** <br> (See note 2.) | 01 to 99 | A FALS(07) instruction has been executed in the program. Check the FALS number to determine the conditions that caused execution, correct the cause, and clear the error. |
|  | 9F | The cycle time has exceeded the FALS 9F Cycle Time Monitoring Time (DM 6618). Check the cycle time and adjust the Cycle Time Monitoring Time if necessary. |

## Note 1. CPM1/CPM1A/CPM2A/CPM2C only.

2. ** is 01 to 99 or 9 F .

## 9-5-3 Other Errors

The PWR indicator will be ON for the following fatal errors. Ignore the status of other indicators unless a specific status is given in the following table.

| Error status | FALS <br> No. | Meaning and appropriate response |
| :--- | :--- | :--- |
| CompoBus/S <br> communications error | None | The ERC indicator will light to indicate an error in CompoBus/S communications. <br> Check the slaves and the transmission path and restart the system. |
| RS-232C port <br> communications error | None | If an error occurs in communications through the RS-232C port, the COMM <br> indicator will be OFF and the error flag (AR 0804) will be ON. Check the <br> connecting cables and restart. |
| Peripheral port <br> communications error | None | If an error occurs in communications through the peripheral port, the COMM <br> indicator will be OFF and the error flag (AR 0812) will be ON. Check the <br> connecting cables and restart. |

## 9-6 Error Log

The error log function registers the error code of any fatal or non-fatal error that occurs in the PC. The date and time at which the error occurred are registered along with the error code. Refer to page 553 for error codes.
CPM1/CPM1A Error Log In CPM1/CPM1A PCs, the error log is stored in DM 1000 through DM 1021. Area


## Error Log Storage Methods

The error log storage method is set in the PC Setup (DM 6655). Set any of the following methods.
1, 2, 3... 1. You can store the most recent 10 error log records and discard older records. This is achieved by shifting the records as shown below so that the oldest record (record 0 ) is lost whenever a new record is generated.

2. You can store only the first 10 error log records, and ignore any subsequent errors beyond those 10.
3. You can disable the log so that no records are stored.

The default setting is the first method. Refer to Error Log Settings on page 21 for details on the PC Setup for the error log.

## Clearing the Error Log

To clear the entire error log, turn ON SR 25214 from a Programming Device. (After the error log has been cleared, SR 25214 will turn OFF again automatically.)

## CPM2A/CPM2C Error Log Area

In CPM2A/CPM2C PCs, the error log is stored in DM 2000 through DM 2021. Up to 7 error records can be stored.


Note An error record with an error code of 00 will be stored in the error log for power interruptions.
Error Log Storage Methods
The error log storage method is set in the PC Setup (DM 6655). Set any of the following methods.
1, 2, 3... 1. You can store the most recent 7 error log records and discard older records. This is achieved by shifting the records as shown below so that the oldest record (record 0 ) is lost whenever a new record is generated.

2. You can store only the first 7 error log records, and ignore any subsequent errors beyond those 7 .
3. You can disable the log so that no records are stored.

The default setting is the first method. Refer to Error Log Settings on page 21 for details on the PC Setup for the error log.

## Clearing the Error Log

To clear the entire error log, turn ON SR 25214 from a Programming Device. (After the error log has been cleared, SR 25214 will turn OFF again automatically.)

## SRM1 Error Log Area

 In SRM1(-V2) PCs, the error log is stored in DM 2000 through DM 2021.

## Error Log Storage Methods

The error log storage method is set in the PC Setup (DM 6655). Set any of the following methods.

1, 2, 3... 1. You can store the most recent 7 error log records and discard older records. This is achieved by shifting the records as shown below so that the oldest record (record 0 ) is lost whenever a new record is generated.

2. You can store only the first 7 error log records, and ignore any subsequent errors beyond those 7 .
3. You can disable the log so that no records are stored.

The default setting is the first method. Refer to Error Log Settings on page 21 for details on the PC Setup for the error log.

## Clearing the Error Log

To clear the entire error log, turn ON SR 25214 from a Programming Device. (After the error log has been cleared, SR 25214 will turn OFF again automatically.)

## 9-7 Host Link Errors

See 4-3 Host Link Communications for a description of the response format and the response codes that are returned when a command from a host computer cannot be processed.

## 9-8 Troubleshooting Flowcharts

The troubleshooting flowcharts are available in the Operation Manuals.

CPM1 Flowcharts
CPM1A Flowcharts
CPM2A Flowcharts
CPM2C Flowcharts
SRM1 Flowcharts

Refer to 5-6 Troubleshooting Flowcharts in the CPM1 Operation Manual.
Refer to 5-6 Troubleshooting Flowcharts in the CPM1A Operation Manual.
Refer to 5-5 Troubleshooting Flowcharts in the CPM2A Operation Manual.
Refer to 5-5 Troubleshooting Flowcharts in the CPM2C Operation Manual.
Refer to 5-6 Troubleshooting Flowcharts in the SRM1 Operation Manual.

## Appendix A Programming Instructions

A PC instruction is input either by pressing the corresponding Programming Console key(s) (e.g., LD, AND, OR, NOT) or by using function codes. To input an instruction with its function code, press FUN, the function code, and then WRITE. Refer to the pages listed programming and instruction details.

| Code | Mnemonic | Name | Function | Page |
| :---: | :---: | :---: | :---: | :---: |
| - | AND | AND | Logically ANDs status of designated bit with execution condition. | 376 |
| - | AND LD | AND LOAD | Logically ANDs results of preceding blocks. | 377 |
| - | AND NOT | AND NOT | Logically ANDs inverse of designated bit with execution condition. | 376 |
| - | CNT | COUNTER | A decrementing counter. | 394 |
| - | LD | LOAD | Used to start instruction line with the status of the designated bit or to define a logic block for use with AND LD and OR LD. | 376 |
| - | LD NOT | LOAD NOT | Used to start instruction line with inverse of designated bit. | 376 |
| - | OR | OR | Logically ORs status of designated bit with execution condition. | 376 |
| - | OR LD | OR LOAD | Logically ORs results of preceding blocks. | 377 |
| - | OR NOT | OR NOT | Logically ORs inverse of designated bit with execution condition. | 376 |
| - | OUT | OUTPUT | Turns ON operand bit for ON execution condition; turns OFF operand bit for OFF execution condition. | 377 |
| - | OUT NOT | OUTPUT NOT | Turns operand bit OFF for ON execution condition; turns operand bit ON for OFF execution condition (i.e., inverts operation). | 377 |
| - | RSET | RESET | Turns the operand bit OFF when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. | 378 |
| - | SET | SET | Turns the operand bit ON when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. | 378 |
| - | TIM | TIMER | ON-delay (decrementing) timer operation. | 389 |
| 00 | NOP | NO OPERATION | Nothing is executed and program moves to next instruction. | 381 |
| 01 | END | END | Required at the end of the program. | 381 |
| 02 | IL | INTERLOCK | If interlock condition is OFF, all outputs are turned OFF and all timer PVs reset between this IL(02) and the next ILC(03). Other instructions are treated as NOP; counter PVs are maintained. | 381 |
| 03 | ILC | INTERLOCK CLEAR |  | 381 |
| 04 | JMP | JUMP | If jump condition is OFF, all instructions between JMP(04) and the corresponding $\mathrm{JME}(05)$ are ignored. | 383 |
| 05 | JME | JUMP END |  | 383 |
| 06 | (@)FAL | FAILURE ALARM AND RESET | Generates a non-fatal error and outputs the designated FAL number to the Programming Console. | 385 |
| 07 | FALS | SEVERE FAILURE ALARM | Generates a fatal error and outputs the designated FALS number to the Programming Console. | 385 |
| 08 | STEP | STEP DEFINE | When used with a control bit, defines the start of a new step and resets the previous step. When used without N , defines the end of step execution. | 385 |
| 09 | SNXT | STEP START | Used with a control bit to indicate the end of the step, reset the step, and start the next step. | 385 |
| 10 | SFT | SHIFT REGISTER | Creates a bit shift register. | 404 |
| 11 | KEEP | KEEP | Defines a bit as a latch controlled by set and reset inputs. | 379 |
| 12 | CNTR | REVERSIBLE COUNTER | Increases or decreases PV by one whenever the increment input or decrement input signals, respectively, go from OFF to ON . | 395 |
| 13 | DIFU | DIFFERENTIATE UP | Turns ON the designated bit for one cycle on the rising edge of the input signal. | 380 |


| Code | Mnemonic | Name | Function | Page |
| :---: | :---: | :---: | :---: | :---: |
| 14 | DIFD | DIFFERENTIATE DOWN | Turns ON the bit for one cycle on the trailing edge. | 380 |
| 15 | TIMH | HIGH-SPEED TIMER | A high-speed, ON-delay (decrementing) timer. | 390 |
| 16 | (@)WSFT | WORD SHIFT | Shifts data between starting and ending words in word units, writing zeros into starting word. | 405 |
| 17 to 19 | For expansion instructions. |  |  | 160 |
| 20 | CMP | COMPARE | Compares the contents of two words and outputs result to GR, EQ, and LE Flags. | 432 |
| 21 | (@)MOV | MOVE | Copies source data (word or constant) to destination word. | 411 |
| 22 | (@)MVN | MOVE NOT | Inverts source data (word or constant) and then copies it to destination word. | 412 |
| 23 | (@)BIN | BCD TO BINARY | Converts four-digit, BCD data in source word into 16-bit binary data, and outputs converted data to result word. | 439 |
| 24 | (@)BCD | BINARY TO BCD | Converts binary data in source word into BCD, and outputs converted data to result word. | 440 |
| 25 | (@)ASL | ARITHMETIC SHIFT LEFT | Shifts each bit in single word of data one bit to left, with CY. | 405 |
| 26 | (@)ASR | ARITHMETIC SHIFT RIGHT | Shifts each bit in single word of data one bit to right, with CY. | 406 |
| 27 | (@)ROL | ROTATE LEFT | Rotates bits in single word of data one bit to left, with CY. | 406 |
| 28 | (@)ROR | ROTATE RIGHT | Rotates bits in single word of data one bit to right, with CY. | 407 |
| 29 | (@)COM | COMPLEMENT | Inverts bit status of one word of data. | 479 |
| 30 | (@)ADD | BCD ADD | Adds two four-digit BCD values and content of CY , and outputs result to specified result word. | 457 |
| 31 | (@)SUB | BCD SUBTRACT | Subtracts a four-digit BCD value and CY from another fourdigit BCD value and outputs result to the result word. | 458 |
| 32 | (@)MUL | BCD MULTIPLY | Multiplies two four-digit BCD values and outputs result to specified result words. | 460 |
| 33 | (@)DIV | BCD DIVIDE | Divides four-digit BCD dividend by four-digit BCD divisor and outputs result to specified result words. | 461 |
| 34 | (@)ANDW | LOGICAL AND | Logically ANDs two 16-bit input words and sets corresponding bit in result word if corresponding bits in input words are both ON. | 480 |
| 35 | (@)ORW | LOGICAL OR | Logically ORs two 16-bit input words and sets corresponding bit in result word if one or both of corresponding bits in input data are ON. | 481 |
| 36 | (@)XORW | EXCLUSIVE OR | Exclusively ORs two 16-bit input words and sets bit in result word when corresponding bits in input words differ in status. | 481 |
| 37 | (@)XNRW | EXCLUSIVE NOR | Exclusively NORs two 16-bit input words and sets bit in result word when corresponding bits in input words are same in status. | 482 |
| 38 | (@)INC | BCD INCREMENT | Increments four-digit BCD word by one. | 483 |
| 39 | (@)DEC | BCD DECREMENT | Decrements four-digit BCD word by one. | 483 |
| 40 | (@)STC | SET CARRY | Sets carry flag (i.e., turns CY ON). | 457 |
| 41 | (@)CLC | CLEAR CARRY | Clears carry flag (i.e., turns CY OFF). | 457 |
| 46 | (@)MSG | MESSAGE | Displays a 16-character message on the Programming Console display. | 497 |
| 47 \& 48 | For expansion instructions. |  |  | 160 |
| 50 | (@)ADB | BINARY ADD | Adds two four-digit hexadecimal values and content of CY , and outputs result to specified result word. | 467 |
| 51 | (@)SBB | BINARY SUBTRACT | Subtracts a four-digit hexadecimal value and CY from another four-digit hexadecimal value and outputs result to the result word. | 468 |
| 52 | (@)MLB | BINARY MULTIPLY | Multiplies two four-digit hexadecimal values and outputs result to specified result words. | 470 |
| 53 | (@)DVB | BINARY DIVIDE | Divides four-digit hexadecimal dividend by four-digit hexadecimal divisor and outputs result to specified result words. | 470 |


| Code | Mnemonic | Name | Function | Page |
| :---: | :---: | :---: | :---: | :---: |
| 54 | (@)ADDL | DOUBLE BCD ADD | Adds two eight-digit values (2 words each) and content of CY, and outputs result to specified result words. | 463 |
| 55 | (@)SUBL | DOUBLE BCD SUBTRACT | Subtracts an eight-digit BCD value and CY from another eight-digit BCD value and outputs result to the result words. | 464 |
| 56 | (@)MULL | DOUBLE BCD MULTIPLY | Multiplies two eight-digit BCD values and outputs result to specified result words. | 466 |
| 57 | (@)DIVL | DOUBLE BCD DIVIDE | Divides eight-digit BCD dividend by eight-digit BCD divisor and outputs result to specified result words. | 466 |
| 58 | (@)BINL | DOUBLE BCD TO DOUBLE BINARY | Converts BCD value in two consecutive source words into binary and outputs converted data to two consecutive result words. (CPM2A only) | 440 |
| 59 | (@)BCDL | DOUBLE BINARY TO DOUBLE BCD | Converts binary value in two consecutive source words into BCD and outputs converted data to two consecutive result words. (CPM2A only) | 441 |
| 60 to 69 | For expansion instructions. |  |  | 160 |
| 70 | (@)XFER | BLOCK TRANSFER | Moves content of several consecutive source words to consecutive destination words. | 413 |
| 71 | (@)BSET | BLOCK SET | Copies content of one word or constant to several consecutive words. | 414 |
| 73 | (@)XCHG | DATA EXCHANGE | Exchanges contents of two different words. | 415 |
| 74 | (@)SLD | ONE DIGIT SHIFT LEFT | Left shifts data between starting and ending words by one digit (four bits). | 408 |
| 75 | (@)SRD | ONE DIGIT SHIFT RIGHT | Right shifts data between starting and ending words by one digit (four bits). | 408 |
| 76 | (@)MLPX | 4-TO-16 DECODER | Converts up to four hexadecimal digits in source word into decimal values from 0 to 15 and turns ON, in result word(s), bit(s) whose position corresponds to converted value. | 442 |
| 77 | (@)DMPX | 16-TO-4 ENCODER | Determines position of highest ON bit in source word(s) and turns ON corresponding bit(s) in result word. | 444 |
| 78 | (@)SDEC | $\begin{aligned} & \hline \text { 7-SEGMENT } \\ & \text { DECODER } \end{aligned}$ | Converts hexadecimal values from source word to data for seven-segment display. | 446 |
| 80 | (@)DIST | SINGLE WORD DISTRIBUTE | Moves one word of source data to destination word whose address is given by destination base word plus offset. | 415 |
| 81 | (@)COLL | DATA COLLECT | Extracts data from source word and writes it to destination word. | 417 |
| 82 | (@)MOVB | MOVE BIT | Transfers designated bit of source word or constant to designated bit of destination word. | 419 |
| 83 | (@)MOVD | MOVE DIGIT | Moves hexadecimal content of specified four-bit source digit(s) to specified destination digit(s) for up to four digits. | 420 |
| 84 | (@)SFTR | REVERSIBLE SHIFT REGISTER | Shifts data in specified word or series of words to either left or right. | 409 |
| 85 | (@)TCMP | TABLE COMPARE | Compares four-digit hexadecimal value with values in table consisting of 16 words. | 433 |
| 86 | (@)ASC | ASCII CONVERT | Converts hexadecimal values from the source word to eightbit ASCII code starting at leftmost or rightmost half of starting destination word. | 449 |
| 87 to 89 | For expansion instructions. |  |  | 160 |
| 91 | (@)SBS | SUBROUTINE ENTRY | Calls and executes subroutine N . | 484 |
| 92 | SBN | $\begin{aligned} & \text { SUBROUTINE } \\ & \text { DEFINE } \end{aligned}$ | Marks start of subroutine N. | 486 |
| 93 | RET | RETURN | Marks the end of a subroutine and returns control to main program. | 486 |
| 97 | (@)IORF | I/O REFRESH | Refreshes all I/O words between the start and end words. Cannot be used with the SRM1(-V2). | 498 |
| 99 | (@)MCRO | MACRO | Calls and executes a subroutine replacing I/O words. | 486 |

## Expansion Instructions

The following table shows the instructions that can be treated as expansion instructions in the CPM2A, CPM2C, and SRM1 (-V2) PCs. The default function codes are given for instructions that have codes assigned by default.

| Code | Mnemonic | Name | Function | CPU Units | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 17 | (@)ASFT | ASYNCHRONOUS SHIFT REGISTER | Creates a shift register that exchanges the contents of adjacent words when one of the words is zero and the other is not. | All | 410 |
| 47 | (@)RXD | RECEIVE | Receives data via a communications port. | All | 505 |
| 48 | (@)TXD | TRANSMIT | Sends data via a communications port. | All | 507 |
| 60 | CMPL | DOUBLE COMPARE | Compares two eight-digit hexadecimal values. | All | 436 |
| 61 | (@)INI | MODE CONTROL | Starts and stops counter operation, compares and changes counter PVs, and stops pulse output. | All | 399 |
| 62 | (@)PRV | HIGH-SPEED COUNTER PV READ | Reads counter PVs and status data for the highspeed counter. | CPM2A/ CPM2C | 401 |
| 63 | (@)CTBL | COMPARISON TABLE LOAD | Compares counter PVs and generates a direct table or starts operation. | $\begin{aligned} & \hline \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 396 |
| 64 | (@)SPED | SPEED OUTPUT | Outputs pulses at the specified frequency (10 Hz to 50 KHz in 10 Hz units). The output frequency can be changed while pulses are being output. | $\begin{aligned} & \hline \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 489 |
| 65 | (@)PULS | SET PULSES | Outputs the specified number of pulses at the specified frequency. The pulse output cannot be stopped until the specified number of pulses have been output. | $\begin{aligned} & \hline \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 487 |
| 66 | (@)SCL | SCALING | Performs a scaling conversion on the calculated value. <br> Use the Programming Console or SSS to access this instruction for the SRM1(-V2). | All <br> (But, Version 2 only for SRM1) | 421 |
| 67 | (@)BCNT | BIT COUNTER | Counts the total number of bits that are ON in the specified block of words. | All | 499 |
| 68 | (@)BCMP | BLOCK COMPARE | Judges whether the value of a word is within 16 ranges (defined by lower and upper limits). | All | 434 |
| 69 | (@)STIM | INTERVAL TIMER | Controls interval timers used to perform scheduled interrupts. | All | 504 |
| 89 | (@)INT | INTERRUPT CONTROL | Performs interrupt control, such as masking and unmasking the interrupt bits for I/O interrupts. | $\begin{aligned} & \hline \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 501 |
| --- | (@)ACC | ACCELERATION CONTROL | Together with PULS(-), ACC(-) controls the acceleration and/or deceleration of pulses output from port 1 or 2. | $\begin{aligned} & \hline \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 491 |
| --- | AVG | AVERAGE VALUE | Adds the specified number of hexadecimal words and computes the mean value. Rounds off to 4 digits past the decimal point. | CPM2A/ | 476 |
| --- | (@)FCS | FCS CALCULATE | Checks for errors in data transmitted by a Host Link command. | All | 500 |
| --- | (@)HEX | ASCII-TO-HEXADECIMAL | Converts ASCII data to hexadecimal data. | All | 451 |
| --- | (@)HMS | SECONDS TO HOURS | Converts second data to hour and minute data. | CPM2A/ CPM2C | 454 |
| --- | (@)MAX | FIND MAXIMUM | Finds the maximum value in specified data area and outputs that value to another word. | CPM2A/ CPM2C | 472 |
| --- | (@)MIN | FIND MINIMUM | Finds the minimum value in specified data area and outputs that value to another word. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 474 |
| --- | (@)NEG | 2'S COMPLEMENT | Converts the four-digit hexadecimal content of the source word to its 2's complement and outputs the result to R. <br> Use the Programming Console or SSS to access this instruction for the SRM1(-V2). | All (But, Version 2 only for SRM1) | 455 |


| Code | Mnemonic | Name | Function | CPU Units | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| --- | PID | PID CONTROL | Performs PID control based on the specified parameters. <br> Use the Programming Console or SSS to access this instruction for the SRM1(-V2). | All <br> (But, Version 2 only for SRM1) | 426 |
| --- | (@)PWM | PULSE WITH VARIABLE DUTY RATIO | Outputs pulses with the specified duty ratio (0\% to $99 \%$ ) from port 1 or 2. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 494 |
| --- | (@)SCL2 | SIGNED BINARY TO BCD SCALING | Linearly converts a 4-digit signed hexadecimal value to a 4-digit BCD value. | CPM2A/ CPM2C | 423 |
| --- | (@)SCL3 | BCD TO SIGNED BINARY SCALING | Linearly converts a 4-digit BCD value to a 4-digit signed hexadecimal value. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 424 |
| --- | (@)SEC | HOURS TO SECONDS | Converts hour and minute data to second data. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 453 |
| --- | (@)SRCH | DATA SEARCH | Searches the specified range of memory for the specified data. Outputs the word address(es) of words in the range that contain the data. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 471 |
| --- | (@)STUP | CHANGE RS-232C SETUP | Changes the communications parameters in the PC Setup for a specified port. | All | 509 |
| --- | (@)SUM | SUM CALCULATE | Computes the sum of the contents of the words in the specified range of memory. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 478 |
| --- | SYNC | SYNCHRONIZED PULSE CONTROL | Multiplies an input pulse frequency by a fixed scaling factor and outputs pulses from the specified output bit at the resulting frequency. | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 496 |
| --- | TIML | LONG TIMER | A decrementing ON-delay timer with SV of up to 99,990 s | $\begin{aligned} & \text { CPM2A/ } \\ & \text { CPM2C } \end{aligned}$ | 392 |
| --- | TMHH | VERY HIGH-SPEED TIMER | A high-speed, decrementing ON-delay timer that times in 1-ms units | CPM2A/ <br> CPM2C | 391 |
| --- | ZCP | AREA RANGE COMPARE | Compares a word to a range defined by lower and upper limits and outputs the result to the GR, EQ, and LE flags. <br> Use the Programming Console or SSS to access this instruction for the SRM1(-V2). | All <br> (But, Version 2 only for SRM1) | 437 |
| --- | ZCPL | DOUBLE AREA RANGE COMPARE | Compares an 8 -digit value to a range defined by lower and upper limits and outputs the result to the GR, EQ, and LE flags. | CPM2A/ <br> CPM2C | 438 |

## Appendix B Error and Arithmetic Flag Operation

The following table shows the instructions that affect the ER, CY, GT, LT and EQ flags. In general, ER indicates that operand data is not within requirements. CY indicates arithmetic or data shift results. GT indicates that a compared value is larger than some standard, LT that it is smaller, and EQ, that it is the same. EQ also indicates a result of zero for arithmetic operations. Refer to Section 7 Instruction Set for details.
Vertical arrows in the table indicate the flags that are turned ON and OFF according to the result of the instruction. Although ladder diagram instructions, TIM, and CNT are executed when ER is ON, other instructions with a vertical arrow under the ER column are not executed if ER is ON. All of the other flags in the following table will also not operate when ER is ON.
Instructions not shown do not affect any of the flags in the table. Although only the non-differentiated form of each instruction is shown, differentiated instructions affect flags in exactly the same way.
The ER, CY, GT, LT and EQ Flags are turned OFF when END(01) is executed, so their status cannot be monitored with a Programming Device.
The status of the ER, CY, GT, LT and EQ Flags is affected by instruction execution and will change each time an instruction that affects them is executed. Differentiated instructions are executed only once when their execution condition changes (ON to OFF or OFF to ON) and are not executed again until the next specified change in their execution condition. The status of the ER, CY, GT, LT and EQ Flags is thus affected by a differentiated instruction only when the execution condition changes and is not affected during scans when the instruction is not executed, i.e., when the specified change does not occur in the execution condition. When a differentiated instruction is not executed, the status of the ER, CY, GT, LT and EQ Flags will not change and will maintain the status produced by the last instruction that was executed.

| Instructions | 25503 (ER) | 25504 (CY) | 25505 (GR) | 25506 (EQ) | 25507 (LE) | 25402 (N) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM | $\ddagger$ | Unaffected | Unaffected | Unaffected | Unaffected | Unaffected | 389 |
| CNT |  |  |  |  |  |  | 394 |
| END(01) | OFF | OFF | OFF | OFF | OFF | OFF | 381 |
| STEP(08) | Unaffected | Unaffected | Unaffected | Unaffected | Unaffected | Unaffected | 385 |
| SNXT(09) |  |  |  |  |  |  | 385 |
| CNTR(12) | $\ddagger$ |  |  |  |  |  | 395 |
| TIMH(15) |  |  |  |  |  |  | 390 |
| WSFT(16) |  |  |  |  |  |  | 405 |
| CMP(20) | $\ddagger$ | Unaffected | 1 | $\ddagger$ | $\ddagger$ | Unaffected | 432 |
| MOV(21) | $\ddagger$ | Unaffected | Unaffected | $\ddagger$ | Unaffected | $\ddagger$ | 411 |
| MVN(22) |  |  |  |  |  |  | 412 |
| BIN(23) |  |  |  |  |  | OFF | 439 |
| BCD(24) |  |  |  |  |  | Unaffected | 440 |
| ASL(25) | $\ddagger$ | $\ddagger$ | Unaffected | $\ddagger$ | Unaffected | $\ddagger$ | 405 |
| ASR(26) |  |  |  |  |  | OFF | 406 |
| ROL(27) |  |  |  |  |  | $\ddagger$ | 406 |
| ROR(28) |  |  |  |  |  |  | 407 |
| COM(29) | $\ddagger$ | Unaffected | Unaffected | $\ddagger$ | Unaffected | $\ddagger$ | 479 |
| ADD(30) | $\ddagger$ | $\ddagger$ |  | $\ddagger$ |  | Unaffected | 457 |
| SUB(31) |  |  |  |  |  |  | 458 |


| Instructions | 25503 (ER) | 25504 (CY) | 25505 (GR) | 25506 (EQ) | 25507 (LE) | 25402 (N) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUL(32) | $\dagger$ | Unaffected | Unaffected | $\ddagger$ | Unaffected | Unaffected | 460 |
| DIV(33) |  |  |  |  |  |  | 461 |
| ANDW(34) |  |  |  |  |  | $\uparrow$ | 480 |
| ORW(35) |  |  |  |  |  |  | 481 |
| XORW(36) |  |  |  |  |  |  | 481 |
| XNRW(37) |  |  |  |  |  |  | 482 |
| INC(38) |  |  |  |  |  | Unaffected | 483 |
| DEC(39) |  |  |  |  |  |  | 483 |
| STC(40) | Unaffected | ON | Unaffected | Unaffected | Unaffected | Unaffected | 457 |
| CLC(41) |  | OFF |  |  |  |  | 457 |
| MSG(46) | $\uparrow$ | Unaffected |  |  |  |  | 497 |
| ADB(50) | $\downarrow$ | $\uparrow$ | Unaffected | $\ddagger$ | Unaffected | $\dagger$ | 467 |
| SBB(51) |  |  |  |  |  |  | 468 |
| MLB(52) | Unaffected | $\ddagger$ | Unaffected | Unaffected | $\uparrow$ |  | 470 |
| DVB(53) | $\uparrow$ | Unaffected | Unaffected | $\dagger$ | Unaffected |  | 470 |
| ADDL(54) | $\downarrow$ | $\ddagger$ |  | $\ddagger$ |  | Unaffected | 463 |
| SUBL(55) |  |  |  |  |  |  | 464 |
| MULL(56) | $\ddagger$ | Unaffected | Unaffected | $\ddagger$ | Unaffected | Unaffected | 466 |
| DIVL(57) |  |  |  |  |  |  | 466 |
| BINL(58) |  |  |  |  |  | OFF | 440 |
| BCDL(59) |  |  |  |  |  | Unaffected | 441 |
| XFER(70) | $\uparrow$ | Unaffected | Unaffected | Unaffected | Unaffected | Unaffected | 413 |
| BSET(71) |  |  |  |  |  |  | 414 |
| XCHG(73) | $\uparrow$ | Unaffected | Unaffected | Unaffected | Unaffected | Unaffected | 415 |
| SLD(74) |  |  |  |  |  |  | 408 |
| SRD(75) |  |  |  |  |  |  | 408 |
| MLPX(76) |  |  |  |  |  |  | 442 |
| DMPX(77) |  |  |  |  |  |  | 444 |
| SDEC(78) |  |  |  |  |  |  | 446 |
| DIST(80) | $\pm$ | Unaffected | Unaffected | $\ddagger$ | Unaffected | $\ddagger$ | 415 |
| COLL(81) |  |  |  |  |  |  | 417 |
| MOVB(82) |  |  |  | Unaffected |  | Unaffected | 419 |
| MOVD(83) |  |  |  |  |  |  | 420 |
| SFTR(84) | $\downarrow$ | $\uparrow$ | Unaffected | Unaffected | Unaffected | Unaffected | 409 |
| TCMP(85) | $\uparrow$ | Unaffected |  | 1 |  |  | 433 |
| ASC(86) | $\dagger$ |  |  | Unaffected |  |  | 449 |
| SBS(91) |  |  |  |  |  |  | 484 |
| MCRO(99) | $\uparrow$ |  |  |  |  |  | 486 |

## Expansion Instructions (CPM2A/CPM2C and SRM1(-V2))

| Instructions | 25503 (ER) | 25504 (CY) | 25505 (GR) | 25506 (EQ) | 25507 (LE) | 25402 (N) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASFT(17) | $\ddagger$ | Unaffected | Unaffected | Tnaffected | Unaffected | Unaffected | 410 |
| RXD (47) |  |  |  |  |  |  | 505 |
| TXD(48) |  |  |  |  |  |  | 507 |
| CMPL(60) |  |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | $\ddagger$ | 436 |
| INI(61) |  | $\ddagger$ | Unaffected | Unaffected | Unaffected | Unaffected | 399 |
| PRV(62) |  |  |  |  |  |  | 401 |
| CTBL(63) |  |  |  |  |  |  | 396 |
| SPED(64) |  |  |  |  |  |  | 489 |
| PULS(65) |  |  |  |  |  |  | 487 |
| SCL(66) |  | Unaffected |  | $\ddagger$ |  |  | 421 |
| BCNT(67) |  |  |  |  |  |  | 499 |
| BCMP(68) |  |  |  | Unaffected |  |  | 434 |
| STIM(69) |  |  |  |  |  |  | 504 |
| INT(89) |  |  |  |  |  |  | 501 |
| SRCH (-) |  |  |  | $\ddagger$ |  |  | 471 |
| MAX $(-)$ |  |  |  |  |  | $\ddagger$ | 472 |
| $\operatorname{MIN}(-)$ |  |  |  |  |  |  | 474 |
| HMS(-) |  |  |  |  |  | Unaffected | 454 |
| NEG(-)* |  |  |  |  |  |  | 455 |
| SEC(-) |  |  |  |  |  |  | 453 |
| SUM(-) |  |  |  |  |  | $\ddagger$ | 478 |
| FCS(-) |  |  |  | Unaffected |  | Unaffected Unaffected | 500 |
| HEX(-) |  |  |  |  |  |  | 451 |
| AVG(-) |  |  |  |  |  |  | 476 |
| PID(-) |  |  |  |  |  |  | 426 |
| ZCP(-) |  | Unaffected | $\ddagger$ | 1 | $\ddagger$ |  | 437 |

Note *Depending on the results, NEG(—) may also affect the status of the underflow flag (SR 25405).

## Expansion Instructions (CPM2A/CPM2C Only)

| Instructions | 25503 (ER) | 25504 (CY) | 25505 (GR) | 25506 (EQ) | 25507 (LE) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM(-) | $\downarrow$ | Unaffected | Unaffected | Unaffected | Unaffected | 494 |
| ZCPL(-) |  |  | $\ddagger$ | $\ddagger$ | $\ddagger$ | 438 |
| ACC(-) |  |  |  |  |  | 491 |
| SCL2(-) |  | $\uparrow$ | Unaffected |  | Unaffected | 423 |
| SCL3(-) |  | Unaffected |  |  |  | 424 |
| SYNC(-) |  |  |  |  |  | 424 |

# Appendix C <br> Memory Areas 

## CPM1/CPM1A Memory Areas

## Memory Area Structure

The following memory areas can be used with the CPM1/CPM1A.

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | $\begin{array}{\|l\|} \hline \text { IR } 000 \text { to IR } 009 \\ \text { (10 words) } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { IR } 00000 \text { to IR } 00915 \\ \text { (160 bits) } \\ \hline \end{array}$ | These bits can be allocated to the external I/O terminals. |
|  | Output area | IR 010 to IR 019 (10 words) | $\begin{array}{\|l} \hline \begin{array}{l} \text { IR } 01000 \text { to IR } 01915 \\ \text { (160 bits) } \end{array} \\ \hline \end{array}$ |  |
|  | Work area | IR 200 to IR 231 (32 words) | $\begin{aligned} & \text { IR } 20000 \text { to IR } 23115 \\ & \text { (512 bits) } \end{aligned}$ | Work bits can be freely used within the program. |
| SR area |  | $\begin{array}{\|l} \hline \text { SR } 232 \text { to SR } 255 \\ \text { (24 words) } \\ \hline \end{array}$ | SR 23200 to SR 25515 (384 bits) | These bits serve specific functions such as flags and control bits. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | These bits are used to temporarily store ON/OFF status at program branches. |
| HR area $^{2}$ |  | HR 00 to HR 19 (20 words) | HR 0000 to HR 1915 (320 bits) | These bits store data and retain their ON/ OFF status when power is turned off. |
| AR area ${ }^{2}$ |  | AR 00 to AR 15 (16 words) | AR 0000 to AR 1515 (256 bits) | These bits serve specific functions such as flags and control bits. |
| LR area ${ }^{1}$ |  | LR 00 to LR 15 (16 words) | LR 0000 to LR 1515 (256 bits) | Used for a 1:1 data link with another PC. |
| Timer/Counter area ${ }^{2}$ |  | TC 000 to TC 127 (timer/counter numbers) ${ }^{3}$ |  | The same numbers are used for both timers and counters. |
| DM area | Read/write ${ }^{2}$ | DM 0000 to DM 0999 DM 1022 to DM 1023 (1,002 words) | --- | DM area data can be accessed in word units only. Word values are retained when the power is turned off. |
|  | Error $\log ^{2}$ | DM 1000 to DM 1021 (22 words) | --- | Used to store the error code of errors that occur. These words can be used as ordinary read/write DM when the error log function isn't being used. |
|  | Read-only ${ }^{4}$ | DM 6144 to DM 6599 (456 words) | --- | Cannot be overwritten from program. |
|  | PC Setup ${ }^{4}$ | DM 6600 to DM 6655 (56 words) | --- | Used to store various parameters that control PC operation. |

Note 1. IR and LR bits that are not used for their allocated functions can be used as work bits.
2. The contents of the HR area, AR area, Counter area, and read/write DM area are backed up by a capacitor. The backup time varies with the ambient temperature, but at $25^{\circ} \mathrm{C}$, the capacitor will back up memory for 20 days. If the power supply is off longer than the backup time, memory contents will be cleared and AR1314 will turn ON. (This flag turns ON when data can no longer be retained by the built-in capacitor.) Refer to 2-1-2 Characteristics in the CPM1 Operation Manual for a graph showing the backup time vs. temperature.
3. When accessing a PV, TC numbers are used as word data; when accessing Completion Flags, they are used as bit data.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device.

## SR Area

These bits mainly serve as flags related to CPM1/CPM1A operation or contain present and set values for various functions. The functions of the SR area are explained in the following table.
Note "Read-only" words and bits can be read as status in controller PC operation, but they cannot be written from the ladder program. Bits and words that are "Not used" are also read-only.

| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { SR } 232 \\ \text { to } \\ \text { SR } 235 \end{array}$ | 00 to 15 | Macro Function Input Area <br> Contains the input operands for MCRO(99). <br> (Can be used as work bits when MCRO(99) is not used.) | Read/ write | 157 |
| $\begin{aligned} & \text { SR } 236 \\ & \text { to } \\ & \text { SR } 239 \end{aligned}$ | 00 to 15 | Macro Function Output Area Contains the output operands for MCRO(99). <br> (Can be used as work bits when MCRO(99) is not used.) |  |  |
| SR 240 | 00 to 15 | Input Interrupt 0 Counter Mode SV <br> SV when input interrupt 0 is used in counter mode ( 4 digits hexadecimal). (Can be used as work bits when input interrupt 0 is not used in counter mode.) |  | 81 |
| SR 241 | 00 to 15 | Input Interrupt 1 Counter Mode SV SV when input interrupt 1 is used in counter mode ( 4 digits hexadecimal). (Can be used as work bits when input interrupt 1 is not used in counter mode.) |  |  |
| SR 242 | 00 to 15 | Input Interrupt 2 Counter Mode SV SV when input interrupt 2 is used in counter mode (4 digits hexadecimal). (Can be used as work bits when input interrupt 2 is not used in counter mode.) |  |  |
| SR 243 | 00 to 15 | Input Interrupt 3 Counter Mode SV SV when input interrupt 3 is used in counter mode (4 digits hexadecimal). (Can be used as work bits when input interrupt 3 is not used in counter mode.) |  |  |
| SR 244 | 00 to 15 | Input Interrupt 0 Counter Mode PV Minus One Counter PV-1 when input interrupt 0 is used in counter mode ( 4 digits hexadecimal). | Readonly | 82 |
| SR 245 | 00 to 15 | Input Interrupt 1 Counter Mode PV Minus One Counter PV-1 when input interrupt 1 is used in counter mode (4 digits hexadecimal). |  |  |
| SR 246 | 00 to 15 | Input Interrupt 2 Counter Mode PV Minus One Counter PV-1 when input interrupt 2 is used in counter mode (4 digits hexadecimal). |  |  |
| SR 247 | 00 to 15 | Input Interrupt 3 Counter Mode PV Minus One Counter PV-1 when input interrupt 3 is used in counter mode ( 4 digits hexadecimal). |  |  |
| SR 248, SR 249 | 00 to 15 | High-speed Counter PV Area (Can be used as work bits when the high-speed counter is not used.) |  | 87 |
| SR 250 | 00 to 15 | Analog Setting 0 <br> Used to store the 4-digit BCD set value (0000 to 0200) from analog control 0. |  | 150 |
| SR 251 | 00 to 15 | Analog Setting 1 <br> Used to store the 4-digit BCD set value (0000 to 0200) from analog control 1. |  |  |



| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| SR 255 | 00 | 0.1 -second clock pulse ( 0.05 second ON; 0.05 second OFF) | Readonly | --- |
|  | 01 | 0.2 -second clock pulse ( 0.1 second ON; 0.1 second OFF) |  | --- |
|  | 02 | 1.0-second clock pulse ( 0.5 second ON; 0.5 second OFF) |  | --- |
|  | 03 | Instruction Execution Error (ER) Flag <br> Turns ON when an error occurs during execution of an instruction. |  | --- |
|  | 04 | Carry (CY) Flag <br> Turns ON when there is a carry in the results of an instruction execution. |  | --- |
|  | 05 | Greater Than (GR) Flag <br> Turns ON when the result of a comparison operation is "greater." |  | --- |
|  | 06 | Equals (EQ) Flag <br> Turns ON when the result of a comparison operation is "equal," or when the result of an instruction execution is 0 . |  | --- |
|  | 07 | Less Than (LE) Flag <br> Turns ON when the result of a comparison operation is "less." |  | --- |
|  | 08 to 15 | Not used. |  |  |

Note DM 6601 in the PC Setup can be set to maintain the previous status of the I/O Hold Bit (SR 25212) and the I/O Hold Bit (SR 25212) when power is turned OFF. If power is left OFF for longer than the backup time, however, status may be cleared. For details regarding the backup time, refer to the CPM1A or CPM1 Operation Manual. Refer to 1-1-2 CPM1/CPM1A PC Setup Settings for details on the PC Setup.

## AR Area

These bits mainly serve as flags related to CPM1/CPM1A operation. These bits retain their status even after the CPM1/CPM1A power supply has been turned off or when operation begins or stops.

| Word(s) | Bit(s) | Function |  | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { AR 00, } \\ \text { AR } 01 \end{array}$ | 00 to 15 | Not used. |  |  |
| AR 02 | 00 | Expansion Unit Error Flag for 1st Unit | These flags turn ON when there is an error in the corresponding Unit. | --- |
|  | 01 | Expansion Unit Error Flag for 2nd Unit (Not used by CPM1 CPU Units without "-V1" suffix.) |  |  |
|  | 02 | $\begin{aligned} & \text { Expansion Unit Error Flag for 3rd Unit } \\ & \text { (Not used by CPM1 CPU Units without "-V1" suffix.) } \end{aligned}$ |  |  |
|  | 03 to 07 | Not used. |  |  |
|  | 08 to 11 | Number of I/O Units Connected |  | --- |
|  | 12 to 15 | Not used. |  |  |
| $\begin{aligned} & \hline \text { AR } 03 \text { to } \\ & \text { AR } 07 \end{aligned}$ | 00 to 15 | Not used. |  |  |
| AR 08 | 00 to 07 | Not used. |  |  |
|  | 08 to 11 | Programming Device Error Code <br> 0: Normal completion <br> 1: Parity error <br> 2: Frame error <br> 3: Overrun error |  | 273 |
|  | 12 | Programming Device Error Flag |  |  |
|  | 13 to 15 | Not used. |  |  |
| AR 09 | 00 to 15 | Not used. |  |  |
| AR 10 | 00 to 15 | Power-off Counter (4 digits BCD) <br> This is the count of the number of times that the power has been turned off. To clear the count, write " 0000 " from a Programming Device. |  | --- |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 11 | 00 to 07 | High-speed Counter Range Comparison Flags 00 ON: Counter PV is within comparison range 1 01 ON : Counter PV is within comparison range 2 02 ON : Counter PV is within comparison range 3 03 ON : Counter PV is within comparison range 4 04 ON : Counter PV is within comparison range 5 05 ON : Counter PV is within comparison range 6 06 ON : Counter PV is within comparison range 7 07 ON : Counter PV is within comparison range 8 | 90 |
|  | 08 to 14 | Not used. |  |
|  | 15 | Pulse Output Status <br> ON: Stopped. <br> OFF: Pulses being output. | --- |
| AR 12 | 00 to 15 | Not used. |  |
| AR 13 | 00 | Power-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6600 to DM 6614 (the part of the PC Setup area that is read at power-up). | 553 |
|  | 01 | Start-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6615 to DM 6644 (the part of the PC Setup area that is read at the beginning of operation). |  |
|  | 02 | RUN PC Setup Error Flag <br> Turns ON when there is an error in DM 6645 to DM 6655 (the part of the PC Setup area that is always read). |  |
|  | 03, 04 | Not used. |  |
|  | 05 | Long Cycle Time Flag <br> Turns ON if the actual cycle time is longer than the cycle time set in DM 6619. | --- |
|  | 06, 07 | Not used. |  |
|  | 08 | Memory Area Specification Error Flag Turns ON when a non-existent data area address is specified in the program. | --- |
|  | 09 | Flash Memory Error Flag <br> Turns ON when there is an error in flash memory. | --- |
|  | 10 | Read-only DM Error Flag (See note 3.) <br> Turns ON when a checksum error occurs in the read-only DM (DM 6144 to DM 6599) and that area is initialized. | 554 |
|  | 11 | PC Setup Error Flag Turns ON when a checksum error occurs in the PC Setup area. |  |
|  | 12 | Program Error Flag <br> Turns ON when a checksum error occurs in the program memory (UM) area, or when an improper instruction is executed. | --- |
|  | 13 | Not used. |  |
|  | 14 | Data Save Error Flag <br> Turns ON when power is turned on if data could not be saved with the built-in capacitor. Data is saved in the following areas with the built-in capacitor: <br> DM area (Read/write-capable: DM 0000 to 0999 and DM 1022 to 1023) <br> HR area (HR 00 to 19) <br> Counter area (CNT 000 to 127) <br> SR area, word 252, bits 11, 12 (when PC Setup in DM 6601 is set to maintain status) <br> AR area, word 10 (power-off counter) <br> Operation mode (when PC Setup in DM 6600 is set to continue mode last used before power failure) <br> If data could not be saved in the above areas: <br> The DM, error log, HR, counter, SR (word 252, bits 11 and 12), and AR (word 10) areas will be cleared and the operating mode will go into PROGRAM mode if DM 0000 is set to continue mode last used before power failure or if DM6604 is set to generate an error. <br> (For details regarding the holding time, refer to the CPM1A Operation Manual.) | --- |
|  | 15 | Not used. |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 14 | 00 to 15 | Maximum Cycle Time (4 digits BCD) (See note 1.) <br> The longest cycle time since the beginning of operation is stored. It is cleared at the beginning, and not at the end, of operation. <br> The units can be any of the following, depending on the setting of in DM 6618. <br> Default: 0.1 ms ; "10 ms" setting: 0.1 ms ; "100 ms" setting: 1 ms ; " 1 s " setting: 10 ms | 537 |
| AR 15 | 00 to 15 | Current Cycle Time (4 digits BCD) (See note 1.) <br> The most recent cycle time during operation is stored. The Current Cycle Time is not cleared when operation stops. <br> The units can be any of the following, depending on the setting of in DM 6618. Default: 0.1 ms ; "10 ms" setting: 0.1 ms ; " 100 ms " setting: 1 ms ; " 1 s " setting: 10 ms |  |

Note 1. The units will be as follows, depending on the unit setting for the cycle monitor time (DM 6618):

Initial status:
0.1 -ms unit

When 10-ms unit is set:
When 100 -ms unit is set:
When 1 -s unit is set:
0.1 -ms unit

1-ms unit
10-ms unit
2. Areas that cannot be used are cleared when the power is turned on.
3. The contents of AR 10 is backed up by the built-in capacitor. If power is left OFF for longer than the backup time, however, the contents may be cleared. For details regarding the backup time, refer to the CPM1A or CPM1 Operation Manual.

## CPM2A/CPM2C Memory Areas

## Memory Area Structure

The following memory areas can be used with the CPM2A/CPM2C. Refer to the CPM2C-S Operation Manual (W377) for information on CPM2C-S memory areas.

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | IR 000 to IR 009 (10 words) | $\begin{aligned} & \text { IR } 00000 \text { to IR } 00915 \\ & \text { (160 bits) } \end{aligned}$ | These bits can be allocated to the external I/O terminals. |
|  | Output area | IR 010 to IR 019 (10 words) | $\begin{aligned} & \text { IR } 01000 \text { to IR } 01915 \\ & \text { (160 bits) } \end{aligned}$ |  |
|  | Work area | IR 020 to IR 049 IR 200 to IR 227 (58 words) | IR 02000 to IR 04915 IR 20000 to IR 22715 (928 bits) | Work bits can be freely used within the program. |
| SR area |  | $\begin{aligned} & \text { SR } 228 \text { to SR } 255 \\ & \text { (28 words) } \end{aligned}$ | SR 22800 to SR 25515 (448 bits) | These bits serve specific functions such as flags and control bits. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | These bits are used to temporarily store ON/OFF status at program branches. |
| HR area ${ }^{2}$ |  | HR 00 to HR 19 (20 words) | HR 0000 to HR 1915 (320 bits) | These bits store data and retain their ON/ OFF status when power is turned off. |
| AR area ${ }^{2}$ |  | AR 00 to AR 23 (24 words) | AR 0000 to AR 2315 (384 bits) | These bits serve specific functions such as flags and control bits. |
| LR area ${ }^{1}$ |  | LR 00 to LR 15 (16 words) | LR 0000 to LR 1515 (256 bits) | Used for a 1:1 data link with another PC. |
| Timer/Counter area ${ }^{2}$ |  | TC 000 to TC 255 (timer/counter numbers) ${ }^{3}$ |  | The same numbers are used for both timers and counters. |
| DM area | Read/write ${ }^{2}$ | DM 0000 to DM 1999 DM 2022 to DM 2047 (2,026 words) | --- | DM area data can be accessed in word units only. Word values are retained when the power is turned off. |
|  | Error $\log ^{2}$ | DM 2000 to DM 2021 (22 words) | --- | Used to store the error code of errors that occur. These words can be used as ordinary read/write DM when the error log function isn't being used. |
|  | Read-only ${ }^{4}$ | DM 6144 to DM 6599 (456 words) | --- | Cannot be overwritten from program. |
|  | PC Setup ${ }^{4}$ | DM 6600 to DM 6655 (56 words) | --- | Used to store various parameters that control PC operation. |

Note 1. IR and LR words that are not used for their allocated functions can be used as work words.
2. The contents of the HR area, AR area, Counter area, and read/write DM area are backed up by the CPU Unit's battery. If the battery is removed or fails, the data in these areas will be lost and reset to default values. (In CPM2C CPU Units without a battery, these areas are backed up by a capacitor. At $25^{\circ} \mathrm{C}$, the capacitor will back up memory for 10 days.)
3. When a TC number is used as a word operand, it accesses the timer or counter's PV; when used as a bit operand, it accesses the Completion Flag.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device. The program and data in DM 6144 to DM 6655 are backed up in flash memory.

## SR Area

These bits mainly serve as flags related to CPM2A/CPM2C operation or contain present and set values for various functions. The functions of the SR area are explained in the following table.

Note "Read-only" words and bits can be read as status in controller PC operation, but they cannot be written from the ladder program. Bits and words that are "Not used" are also read-only.

| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { SR } 228, \\ \text { SR } 229 \end{array}$ | 00 to 15 | Pulse Output PV 0 <br> Contains the pulse output PV ( $-16,777,215$ to $16,777,215$ ). SR 22915 acts as the sign bit; a negative number is indicated when SR 22915 is ON. (The same PV data can be read immediately with PRV(62).) Only Pulse Output PV 0 is used for ACC(-). | Readonly | 106 |
| $\begin{array}{\|l\|} \hline \text { SR 230, } \\ \text { SR } 231 \end{array}$ | 00 to 15 | Pulse Output PV 1 <br> Contains the pulse output PV ( $-16,777,215$ to $16,777,215$ ). SR 23115 acts as the sign bit; a negative number is indicated when SR 23115 is ON. (The same PV data can be read immediately with PRV(62).) |  |  |
| $\begin{aligned} & \text { SR } 232 \\ & \text { to } \\ & \text { SR } 235 \end{aligned}$ | 00 to 15 | Macro Function Input Area <br> Contains the input operands for MCRO(99). <br> (Can be used as work bits when MCRO(99) is not used.) | Read/ write | 157 |
| $\begin{aligned} & \hline \text { SR } 236 \\ & \text { to } \\ & \text { SR } 239 \end{aligned}$ | 00 to 15 | Macro Function Output Area <br> Contains the output operands for MCRO(99). <br> (Can be used as work bits when MCRO(99) is not used.) |  |  |
| SR 240 | 00 to 15 | Interrupt Input 00003 Counter Mode SV <br> SV when interrupt input 00003 is used in counter mode ( 4 digits hexadecimal). <br> (Can be used as work bits when interrupt input 00003 is not used in counter mode.) |  | 73 |
| SR 241 | 00 to 15 | Interrupt Input 00004 Counter Mode SV <br> SV when interrupt input 00004 is used in counter mode (4 digits hexadecimal). <br> (Can be used as work bits when interrupt input 00004 is not used in counter mode.) |  |  |
| SR 242 | 00 to 15 | Interrupt Input 00005 Counter Mode SV <br> SV when interrupt input 00005 is used in counter mode (4 digits hexadecimal). <br> (Can be used as work bits when interrupt input 00005 is not used in counter mode.) |  |  |
| SR 243 | 00 to 15 | Interrupt Input 00006 Counter Mode SV <br> SV when interrupt input 00006 is used in counter mode (4 digits hexadecimal). <br> (Can be used as work bits when interrupt input 00006 is not used in counter mode.) <br> (Input 00006 does not exist in CPM2C CPU Units with 10 I/O points.) |  |  |


| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| SR 244 | 00 to 15 | Interrupt Input 00003 Counter Mode PV <br> Counter PV when interrupt input 00003 is used in counter mode (4 digits hexadecimal). | Readonly | 75 |
| SR 245 | 00 to 15 | Interrupt Input 00004 Counter Mode PV <br> Counter PV when interrupt input 00004 is used in counter mode (4 digits hexadecimal). |  |  |
| SR 246 | 00 to 15 | Interrupt Input 00005 Counter Mode PV <br> Counter PV when interrupt input 00005 is used in counter mode (4 digits hexadecimal). |  |  |
| SR 247 | 00 to 15 | Interrupt Input 00006 Counter Mode PV <br> Counter PV when interrupt input 00006 is used in counter mode (4 digits hexadecimal). <br> (Input 00006 does not exist in CPM2C CPU Units with 10 I/O points.) |  |  |
| $\begin{aligned} & \hline \text { SR } 248, \\ & \text { SR } 249 \\ & \hline \end{aligned}$ | 00 to 15 | High-speed Counter PV Area <br> (Can be used as work bits when the high-speed counter is not used.) |  | 60 |
| SR 250 | 00 to 15 | Analog Setting 0 (CPM2A PCs only) <br> Used to store the 4-digit BCD set value (0000 to 0200) from analog control 0. |  | 150 |
| SR 251 | 00 to 15 | Analog Setting 1 (CPM2A PCs only) <br> Used to store the 4-digit BCD set value (0000 to 0200) from analog control 1. |  |  |
| SR 252 | 00 | High-speed Counter Reset Bit | Read/ write | 51 |
|  | 01 to 03 | Not used. |  |  |
|  | 04 | Pulse Output 0 PV Reset Bit <br> Turn ON to clear the PV of pulse output 0. | Read/ write | 97 |
|  | 05 | Pulse Output 1 PV Reset Bit <br> Turn ON to clear the PV of pulse output 1. |  |  |
|  | 06, 07 | Not used. |  |  |
|  | 08 | Peripheral Port Reset Bit <br> Turn ON to reset the peripheral port. Automatically turns OFF when reset is complete. | Read/ write | --- |
|  | 09 | RS-232C Port Reset Bit <br> Turn ON to reset the RS-232C port. Automatically turns OFF when reset is complete. |  | --- |
|  | 10 | PC Setup Reset Bit <br> Turn ON to initialize PC Setup (DM 6600 through DM 6655). Automatically turns OFF again when reset is complete. Only effective if the PC is in PROGRAM mode. |  | 2 |
|  | 11 | Forced Status Hold Bit (See note.) <br> OFF: The forced status of bits that are forced set/reset is cleared when switching between PROGRAM mode and MONITOR mode. <br> ON: The status of bits that are forced set/reset are maintained when switching between PROGRAM mode and MONITOR mode. <br> The PC Setup can be set to maintain the status of this bit when the PC is turned off. |  | 17 |
|  | 12 | I/O Hold Bit (See note.) <br> OFF:IR and LR bits are reset when starting or stopping operation. <br> ON: IR and LR bit status is maintained when starting or stopping operation. The PC Setup can be set to maintain the status of this bit when the PC is turned off. |  | 17 |
|  | 13 | Not used. |  |  |
|  | 14 | Error Log Reset Bit <br> Turn ON to clear error log. Automatically turns OFF again when operation is complete. | Read/ write | 555 |
|  | 15 | Not used. |  |  |



Note DM 6601 in the PC Setup can be set to maintain the previous status of the Forced Status Hold Bit (SR 25211) and the I/O Hold Bit (SR 25212) when power is turned OFF. Refer to 1-1-3 CPM2A/CPM2C PC Setup Settings for details on the PC Setup.

## AR Area

These bits mainly serve as flags related to CPM2A/CPM2C operation. These bits retain their status even after the CPM2A/CPM2C power supply has been turned off or when operation begins or stops.


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 11 <br> (Note 1) | 00 to 07 | High-speed Counter Range Comparison Flags 00 ON: Counter PV is within comparison range 1 01 ON : Counter PV is within comparison range 2 02 ON : Counter PV is within comparison range 3 03 ON : Counter PV is within comparison range 4 04 ON: Counter PV is within comparison range 5 05 ON : Counter PV is within comparison range 6 06 ON : Counter PV is within comparison range 7 07 ON : Counter PV is within comparison range 8 | 61 |
|  | 08 | High-speed Counter Comparison Operation ON: Operating <br> OFF: Stopped |  |
|  | 09 | High-speed Counter PV Overflow/Underflow Flag <br> ON: An overflow or underflow occurred. <br> OFF: Normal operation |  |
|  | 10 | Not used. |  |
|  | 11 | Pulse Output 0 Output Status ON: $\quad$ Pulse output 0 is accelerating or decelerating. OFF: $\quad$ Pulse output 0 is operating at a constant rate. | 104 |
|  | 12 | Pulse Output 0 Overflow/Underflow Flag ON: An overflow or underflow occurred. OFF: Normal operation |  |
|  | 13 | Pulse Output 0 Pulse Quantity Set Flag ON: Pulse quantity has been set. <br> OFF: Pulse quantity has not been set. |  |
|  | 14 | Pulse Output 0 Pulse Output Completed Flag <br> ON: Completed <br> OFF: Not completed |  |
|  | 15 | Pulse Output 0 Output Status ON: Pulses being output. <br> OFF: Stopped. |  |
| AR 12 <br> (Note 1) | 00 to 11 | Not used. |  |
|  | 12 | Pulse Output 1 Overflow/Underflow Flag <br> ON: An overflow or underflow occurred. <br> OFF: Normal operation | 104 |
|  | 13 | $\begin{aligned} & \text { Pulse Output } 1 \text { Pulse Quantity Set Flag } \\ & \text { ON: } \quad \text { Pulse quantity has been set. } \\ & \text { OFF: } \quad \text { Pulse quantity has not been set. } \end{aligned}$ |  |
|  | 14 | Pulse Output 1 Pulse Output Completed Flag <br> ON: Completed <br> OFF: Not completed |  |
|  | 15 | Pulse Output 1 Output Status ON: Pulses being output. OFF: Stopped. |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 13 | 00 | Power-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6600 to DM 6614 (the part of the PC Setup area that is read at power-up). | 553 |
|  | 01 | Start-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6615 to DM 6644 (the part of the PC Setup area that is read at the beginning of operation). |  |
|  | 02 | RUN PC Setup Error Flag <br> Turns ON when there is an error in DM 6645 to DM 6655 (the part of the PC Setup area that is always read). |  |
|  | 03, 04 | Not used. |  |
|  | 05 | Cycle Time Too Long Flag <br> Turns ON if the actual cycle time is longer than the cycle time set in DM 6619. | --- |
|  | 06, 07 | Not used. |  |
|  | 08 | Memory Area Specification Error Flag <br> Turns ON when a non-existent data area address is specified in the program. | --- |
|  | 09 | Flash Memory Error Flag Turns ON when there is an error in flash memory. | --- |
|  | 10 | Read-only DM Error Flag <br> Turns ON when a checksum error occurs in the read-only DM (DM 6144 to DM 6599) and that area is initialized. | 554 |
|  | 11 | PC Setup Error Flag <br> Turns ON when a checksum error occurs in the PC Setup area. |  |
|  | 12 | Program Error Flag <br> Turns ON when a checksum error occurs in the program memory (UM) area, or when an improper instruction is executed. | --- |
|  | 13 | Expansion Instruction Area Error Flag <br> Turns ON when a checksum error occurs in the expansion instruction assignments area. The expansion instruction assignments will be cleared to their default settings. |  |
|  | 14 | Data Save Error Flag <br> Turns ON if data could not be retained with the backup battery. <br> The following words are normally backed up by the battery: DM read/write words (DM 0000 to DM 1999 and DM 2022 to DM 2047), Error Log (DM 2000 to DM 2021), HR area, counter area, SR 25511, SR 25512 (if DM 6601 is set to hold I/O memory at startup), AR 23, operating mode (if DM 6600 is set to use the previous operating mode), and clock words (AR 17 to AR 21, for CPU Units with clocks). <br> If the above words cannot be retained, all data will be cleared except that AR 2114 will be turned ON. The CPU Unit will start in PROGRAM mode if DM 6600 is set to use the previous operating mode. (If DM 6604 is set to generate an error, the PC will start in PROGRAM mode regardless.) | --- |
|  | 15 | Not used. |  |
| AR 14 | 00 to 15 | Maximum Cycle Time (4 digits BCD, see note 3) The longest cycle time since the beginning of operation is stored. It is not cleared when operation stops, but it is cleared when operation starts again. | 523 |
| AR 15 | 00 to 15 | Current Cycle Time (4 digits BCD, see note 3) <br> The most recent cycle time during operation is stored. The Current Cycle Time is not cleared when operation stops. |  |
| AR 16 | 00 to 15 | Not used. |  |
| AR 17 | 00 to 07 | Minute (00 to 59, BCD) | 163 |
| (Note 2) | 08 to 15 | Hour (00 to 59, BCD) |  |
| AR 18 | 00 to 07 | Second (00 to 59, BCD) |  |
| (Note 2) | 08 to 15 | Minute (00 to 59, BCD) |  |
| AR 19 | 00 to 07 | Hour (00 to 23, BCD) |  |
| (Note 2) | 08 to 15 | Day of the Month (01 to 31, BCD) |  |
| AR 20 | 00 to 07 | Month (01 to 12, BCD) |  |
| (Note 2) | 08 to 15 | Year (00 to 99, BCD) |  |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 21 <br> (Note 2) | 00 to 07 | Day of the Week ${ }^{3}(00$ to 06, BCD $)$    <br> 00: Sunday 01: Monday 02: Tuesday 03: Wednesday <br> 04: Thursday 05: Friday 06: Saturday  | 163 |
|  | 08 to 12 | Not used. |  |
|  | 13 | 30-second Compensation Bit <br> Turn this bit ON to round off to the nearest minute. When the seconds are 00 to 29 , the seconds are cleared to 00 and the rest of the time setting is left unchanged. When the seconds are 30 to 59 , the seconds are cleared to 00 and the time is incremented by one minute. | 163 |
|  | 14 | Clock Stop Bit <br> Turn this bit ON to stop the clock. The time/date can be overwritten while this bit is ON. |  |
|  | 15 | Clock Set Bit <br> To change the time/date, turn ON AR 2114, write the new time/date (being sure to leave AR 2114 ON), and then turn this bit ON to enable a new time/date setting. The clock will restart and both AR 2114 and AR 2115 will be turned OFF automatically. |  |
| AR 22 | 00 to 15 | Not used. |  |
| AR 23 | 00 to 15 | Power-off Counter (4 digits BCD) <br> This is the count of the number of times that the power has been turned off. To clear the count, write "0000" from a Programming Device. | --- |

Note 1. The same data can be read immediately with PRV(62).
2. The time and date can be set while AR 2114 is ON. The new setting becomes effective when AR 2115 is turned ON. (AR 2114 and AR 2115 are turned OFF automatically when the new setting goes into effect.) These words will contain 0000 in CPM2C CPU Units that are not equipped with the clock function.
3. The units for the maximum and current cycle times are determined by the setting in bits 08 to 15 of DM 6618. A setting of 00 specifies 0.1 -ms units, 01 specifies 0.1 -ms units, 02 specifies 1 -ms units, and 03 specifies $10-\mathrm{ms}$ units.

## SRM1 Memory Areas

## Memory Area Structure

The following memory areas can be used with the SRM1.

| Data area |  | Words | Bits | Function |
| :---: | :---: | :---: | :---: | :---: |
| IR area ${ }^{1}$ | Input area | IR 000 to IR 007 (8 words) | IR 00000 to IR 00715 (128 bits) | These bits can be allocated to the external I/O terminals. The ON/OFF status of the I/O bits will be the same as the ON/OFF status of the I/O terminals <br> (When the CompoBus/S is used in 128-bit mode, IR 004 to IR 007 and IR 014 to IR 017 can also be used as work bits.) |
|  | Output area | IR 010 to IR 017 (8 words) | IR 01000 to IR 01715 (128 bits) |  |
|  | Work area | IR 008 to IR 009 IR 018 to IR 019 IR 200 to IR 239 (44 words) | IR 00800 to IR 00915 IR 01800 to IR 01915 IR 20000 to IR 23915 (704 bits) | Work bits can be freely used within the program. IR 232 to IR 239 however, are used as the MACRO input area when MCRO(99) is being used. |
| SR area |  | SR 240 to SR 255 (16 words) | SR 24000 to SR 25507 (248 bits) | These bits serve as storage space for flags and function set values/present values for SRM1 operation. Refer to SR Area. |
| TR area |  | --- | TR 0 to TR 7 (8 bits) | When a complicated ladder diagram cannot be recorded as a mnemonic these bits are used to temporarily store ON/OFF status at program branches. These temporary bits cannot be used within the same block but if the blocks are different several may be used. The ON/OFF status of these bits cannot be monitored using the monitoring function of a Programming Device. |
| HR area ${ }^{2}$ |  | HR 00 to HR 19 (20 words) | HR 0000 to HR 1915 (320 bits) | These bits store data and retain their ON/ OFF status when power is turned off, or operation starts or stops. They are used in the same way as work bits. |


| Data area | Words | Bits | Function |
| :--- | :--- | :--- | :--- |
| AR area $^{2}$ | $\begin{array}{l}\text { AR 00 to AR 15 } \\ \text { (16 words) }\end{array}$ | $\begin{array}{l}\text { AR 0000 to AR 1515 } \\ (256 \text { bits) }\end{array}$ | $\begin{array}{l}\text { These bits serve specific functions such as } \\ \text { flags and control bits. AR 04 to 07 are used } \\ \text { as slaves. Refer to AR Area. }\end{array}$ |
| LR area ${ }^{1}$ | $\begin{array}{l}\text { LR } 00 \text { to LR 15 } \\ \text { (16 words) }\end{array}$ | $\begin{array}{l}\text { LR 0000 to LR 1515 } \\ \text { (256 bits) }\end{array}$ | $\begin{array}{l}\text { Used for a 1:1 data link with another SRM1, } \\ \text { CQM1 or C200HS PC. }\end{array}$ |
| Timer/Counter area ${ }^{2}$ | TC 000 to TC 127 (timer/counter numbers) ${ }^{3}$ |  |  | \(\left.\begin{array}{l}Timers and counter use the TIM, TIMH(15), <br>

CNT and CNTR(12) instructions. The same <br>
numbers are used for both timers and <br>
counters. <br>
Timer/counter numbers should be specified <br>
as bits when dealing with timer/counter <br>
present values. The counter data will be <br>
stored even when the SRM1 power is <br>
turned off or operation is stopped or started. <br>
When timer/counter are treated as up-flags <br>
the number should be specified as relay <br>
data.\end{array}\right\}\)

Note 1. IR and LR bits that are not used for their allocated functions can be used as work bits.
2. The contents of the HR area, LR area, Counter area, and read/write DM area are backed up by a capacitor. At $25^{\circ} \mathrm{C}$, the capacitor will back up memory for 20 days. Refer to 2-1-2 Characteristics in the SRM1 Master Control Unit Operation Manual for a graph showing the backup time vs. temperature.
3. When accessing a PV, TC numbers are used as word data; when accessing Completion Flags, they are used as bit data.
4. Data in DM 6144 to DM 6655 cannot be overwritten from the program, but they can be changed from a Programming Device.

## SR Area

These bits mainly serve as flags related to SRM1 operation or contain present and set values for various functions. The functions of the SR area are explained in the following table.

Note "Read-only" words and bits can be read as status in controller PC operation, but they cannot be written from the ladder program. Bits and words that are "Not used" are also read-only.

| Word(s) | Bit(s) |  | Function | Read/ <br> write |
| :--- | :--- | :--- | :--- | :--- |
| SR 240 <br> to <br> SR 247 | 00 to 15 | Not used. |  |  |
| SR 248, <br> SR 249 | 00 to 15 | Reserved. |  |  |
| SR 250, <br> SR 251 | 00 to 15 | Not used. |  |  |


| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| SR 252 | 00 | Not used. (system use) |  |  |
|  | 01 to 07 | Not used. |  |  |
|  | 08 | Peripheral Port Reset Bit <br> Turn ON to reset peripheral port. (Not valid when Programming Device is connected.) Automatically turns OFF when reset is complete. | Read/ write | 272 |
|  | 09 | RS-232C Port Reset Bit Automatically turns OFF when reset is complete. |  |  |
|  | 10 | PC Setup Reset Bit <br> Turn ON to initialize PC Setup (DM 6600 through DM 6655). Automatically turns OFF again when reset is complete. Only effective if the PC is in PROGRAM mode. |  | 2 |
|  | 11 | Forced Status Hold Bit <br> OFF: The forced status of bits that are forced set/reset is cleared when switching between PROGRAM mode and MONITOR mode. <br> ON: The status of bits that are forced set/reset are maintained when switching between PROGRAM mode and MONITOR mode. |  | 17 |
|  | 12 | I/O Hold Bit <br> OFF:IR and LR bits are reset when starting or stopping operation. <br> ON: IR and LR bit status is maintained when starting or stopping operation. |  | 17 |
|  | 13 | Not used. |  |  |
|  | 14 | Error Log Reset Bit <br> Turn ON to clear error log. Automatically turns OFF again when operation is complete. | Read/ write | 555 |
|  | 15 | Not used. |  |  |
| SR 253 | 00 to 07 | FAL Error Code <br> The error code (a 2-digit number) is stored here when an error occurs. The FAL number is stored here when FAL(06) or FALS(07) is executed. This word is reset (to 00) by executing a FAL 00 instruction or by clearing the error from a Programming Device. | Readonly | 385 |
|  | 08 | Not used. |  |  |
|  | 09 | Cycle Time Overrun Flag <br> Turns ON when a cycle time overrun occurs. | Readonly | --- |
|  | 10 to 11 | Not used. |  |  |
|  | 12 | RS-232C Port Set Bit Turn ON to set RS-232C port. Turn OFF when reset is complete. | Read/ write |  |
|  | 13 | Always ON Flag | Readonly | --- |
|  | 14 | Always OFF Flag |  | --- |
|  | 15 | First Cycle Flag <br> Turns ON for 1 cycle at the start of operation. |  | --- |
| SR 254 | 00 | 1-minute clock pulse ( 30 seconds ON; 30 seconds OFF) |  | --- |
|  | 01 | 0.02-second clock pulse ( 0.01 second ON; 0.01 second OFF) |  | --- |
|  | 02 | Negative (N) Flag |  | --- |
|  | 03 | Not used. |  |  |
|  | 04 | Overflow Flag | Readonly | --- |
|  | 05 | Underflow Flag |  | --- |
|  | 06 | Differential Monitor Complete Flag Turns ON when differential monitoring is complete. |  | 159 |
|  | 07 | STEP(08) Execution Flag <br> Turns ON for 1 cycle only at the start of process based on STEP(08). |  | 385 |
|  | 08 to 15 | Not used. |  |  |


| Word(s) | Bit(s) | Function | Read/ write | Page |
| :---: | :---: | :---: | :---: | :---: |
| SR 255 | 00 | 0.1 -second clock pulse ( 0.05 second ON; 0.05 second OFF) | Readonly | --- |
|  | 01 | 0.2 -second clock pulse ( 0.1 second ON; 0.1 second OFF) |  | --- |
|  | 02 | 1.0-second clock pulse ( 0.5 second ON; 0.5 second OFF) |  | --- |
|  | 03 | Instruction Execution Error (ER) Flag <br> Turns ON when an error occurs during execution of an instruction. |  | --- |
|  | 04 | Carry (CY) Flag <br> Turns ON when there is a carry in the results of an instruction execution. |  | --- |
|  | 05 | Greater Than (GR) Flag <br> Turns ON when the result of a comparison operation is "greater." |  | --- |
|  | 06 | Equals (EQ) Flag <br> Turns ON when the result of a comparison operation is "equal," or when the result of an instruction execution is 0 . |  | --- |
|  | 07 | Less Than (LE) Flag <br> Turns ON when the result of a comparison operation is "less." |  | --- |
|  | 08 to 15 | Not used. |  |  |

## AR Area

These bits mainly serve as flags related to SRM1 operation. These bits retain their status even after the SRM1 power supply has been turned off or when operation begins or stops.

| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { AR 00, } \\ \text { AR } 01 \end{array}$ | 00 to 15 | Not used. |  |
| AR 02 | 00 to 07 | Not used. |  |
|  | 08 to 11 | Not used. (system use) |  |
|  | 12 to 15 | Not used. |  |
| AR 03 | 00 to 15 | Not used. |  |
| $\begin{aligned} & \text { AR } 04 \text { to } \\ & \text { AR } 07 \end{aligned}$ | 00 to 15 | Slave Status Flag | --- |
| AR 08 | 00 to 03 | RS-232C Error Code (1-digit number) <br> 0: Normal completion <br> 1: Parity error <br> 2: Framing error <br> 3: Overrun error | --- |
|  | 04 | RS-232C Communications Error | --- |
|  | 05 | RS-232C Transmission Enabled Flag Valid only when Host Link, no-protocol communications are used. | --- |
|  | 06 | RS-232C Reception Completed Flag Valid only when no-protocol communications are used. | --- |
|  | 07 | RS-232C Reception Overflow Flag <br> Valid only when no-protocol communications are used. | --- |
|  | 08 to 11 | Programming Device Error Code <br> 0: Normal completion <br> 1: Parity error <br> 2: Frame error <br> 3: Overrun error | 273 |
|  | 12 | Programming Device Error Flag |  |
|  | 13 | Programming Device Transmission Enabled Flag Valid only when Host Link, no-protocol communications are used. | --- |
|  | 14 | Programming Device Reception Completed Flag Valid only when no-protocol communications are used. | --- |
|  | 15 | Programming Device Reception Overflow Flag Valid only when no-protocol communications are used. | --- |


| Word(s) | Bit(s) | Function | Page |
| :---: | :---: | :---: | :---: |
| AR 09 | 00 to 15 | When the no-protocol communications mode is being used: RS-232C Reception Counter (4 digits BCD) | --- |
|  |  | When the 1:N NT Link communications mode is being used (V2 only): Communicating with PT Flags (Bits 00 to 07 are flags for PTs 0 to 7.) Registering Priority with PT Flags (Bits 08 to 15 are flags for PTs 0 to 7.) | --- |
| AR 10 | 00 to 15 | Programming Device Reception Counter (4 digits BCD) Valid only when no-protocol communications are used. | --- |
| AR 11 | 00 to 15 | 4 digits BCD Power supply cut frequency. | --- |
| AR 12 | 00 to 15 | Not used. |  |
| AR 13 | 00 | Power-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6600 to DM 6614 (the part of the PC Setup area that is read at power-up). | 553 |
|  | 01 | Start-up PC Setup Error Flag <br> Turns ON when there is an error in DM 6615 to DM 6644 (the part of the PC Setup area that is read at the beginning of operation). |  |
|  | 02 | RUN PC Setup Error Flag <br> Turns ON when there is an error in DM 6645 to DM 6655 (the part of the PC Setup area that is always read). |  |
|  | 03, 04 | Not used. |  |
|  | 05 | Long Cycle Time Flag <br> Turns ON if the actual cycle time is longer than the cycle time set in DM 6619. | --- |
|  | 06 | Turns ON when the program memory (UM) area is full. | --- |
|  | 07 | Turns ON when instructions other than those in the support software area used. | --- |
|  | 08 | Memory Area Specification Error Flag Turns ON when a non-existent data area address is specified in the program. | --- |
|  | 09 | Flash Memory Error Flag Turns ON when there is an error in flash memory. | --- |
|  | 10 | Read-only DM Error Flag <br> Turns ON when a checksum error occurs in the read-only DM (DM 6144 to DM 6599) and that area is initialized. | 554 |
|  | 11 | PC Setup Error Flag <br> Turns ON when a checksum error occurs in the PC Setup area. |  |
|  | 12 | Program Error Flag <br> Turns ON when a checksum error occurs in the program memory (UM) area, or when an improper instruction is executed. | --- |
|  | 13 | Not used. (Cleared when power is turned on.) |  |
| AR 13 | 14 | Data Save Error Flag <br> Turns ON when power is turned on if data could not be saved in the following areas: DM area (read/write-capable), HR area, CNT area, SR 252, bits 11, 12 (when PC Setup in DM 6601 is set to maintain status), error log, operation mode (when PC Setup in DM 6600 is set to continue mode last used before power failure). <br> (For details regarding the holding time, refer to the SRM1 Operation Manual.) <br> If data could not be saved in the above areas: <br> The DM (read/write-capable), error log, HR, and CNT areas, and SR 252, bits 11 and 12 will be cleared. The operation mode will go into PROGRAM mode. |  |
|  | 15 | SRM1 CompoBus/S Communications Error Flag | --- |
| AR 14 | 00 to 15 | Maximum Cycle Time (4 digits BCD) <br> The longest cycle time since the beginning of operation is stored. It is cleared at the beginning, and not at the end, of operation. <br> The units can be any of the following, depending on the setting of in DM 6618. <br> Default: 0.1 ms ; "10 ms" setting: 0.1 ms ; "100 ms" setting: 1 ms ; "1 s" setting: 10 ms | 523 |
| AR 15 | 00 to 15 | Current Cycle Time (4 digits BCD) <br> The most recent cycle time during operation is stored. The Current Cycle Time is not cleared when operation stops. <br> The units can be any of the following, depending on the setting of in DM 6618. <br> Default: 0.1 ms ; "10 ms" setting: 0.1 ms ; " 100 ms " setting: 1 ms ; " s " setting: 10 ms |  |

## Appendix D <br> I/O Assignment Sheet

| Name of system | Sroduced by | Verified by | Authorized by |  |
| :--- | :--- | :--- | :--- | :--- |
| PC model | Sheet No. |  |  |  |


| IR | Unit No.: | Model: | IR | Unit No.: | Model: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 |  |  | 00 |  |  |
| 01 |  |  | 01 |  |  |
| 02 |  |  | 02 |  |  |
| 03 |  |  | 03 |  |  |
| 04 |  |  | 04 |  |  |
| 05 |  |  | 05 |  |  |
| 06 |  |  | 06 |  |  |
| 07 |  |  | 07 |  |  |
| 08 |  |  | 08 |  |  |
| 09 |  |  | 09 |  |  |
| 10 |  |  | 10 |  |  |
| 11 |  |  | 11 |  |  |
| 12 |  |  | 12 |  |  |
| 13 |  |  | 13 |  |  |
| 14 |  |  | 14 |  |  |
| 15 |  |  | 15 |  |  |
| IR | Unit No.: | Model: | IR | Unit No.: | Model: |
| 00 |  |  | 00 |  |  |
| 01 |  |  | 01 |  |  |
| 02 |  |  | 02 |  |  |
| 03 |  |  | 03 |  |  |
| 04 |  |  | 04 |  |  |
| 05 |  |  | 05 |  |  |
| 06 |  |  | 06 |  |  |
| 07 |  |  | 07 |  |  |
| 08 |  |  | 08 |  |  |
| 09 |  |  | 09 |  |  |
| 10 |  |  | 10 |  |  |
| 11 |  |  | 11 |  |  |
| 12 |  |  | 12 |  |  |
| 13 |  |  | 13 |  |  |
| 14 |  |  | 14 |  |  |
| 15 |  |  | 15 |  |  |

# Appendix E <br> Program Coding Sheet 

| Name of system | Produced by | Verified by | Authorized by |  |
| :--- | :--- | :--- | :--- | :--- |
| PC | Chart No. |  |  |  |


| Address |  | Instruction | Function <br> code |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | 0 | 0 |  |  |  |  |
|  |  |  | 0 | 1 |  |  |  |  |
|  |  |  | 0 | 2 |  |  |  |  |
|  |  |  | 0 | 3 |  |  |  |  |
|  |  |  | 0 | 5 |  |  |  |  |
|  |  |  | 0 | 6 |  |  |  |  |
|  |  |  | 0 | 7 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |


| Address |  |  | Instruction | Function code | Operands |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3 | 4 |  |  |  |  |  |
|  | 3 | 5 |  |  |  |  |  |
|  | 3 | 6 |  |  |  |  |  |
|  | 3 | 7 |  |  |  |  |  |
|  | 3 | 8 |  |  |  |  |  |
|  | 3 | 9 |  |  |  |  |  |
|  | 4 | 0 |  |  |  |  |  |
|  | 4 | 1 |  |  |  |  |  |
|  | 4 | 2 |  |  |  |  |  |
|  | 4 | 3 |  |  |  |  |  |
|  | 4 | 4 |  |  |  |  |  |
|  | 4 | 5 |  |  |  |  |  |
|  | 4 | 6 |  |  |  |  |  |
|  | 4 | 7 |  |  |  |  |  |
|  | 4 | 8 |  |  |  |  |  |
|  | 4 | 9 |  |  |  |  |  |
|  | 5 | 0 |  |  |  |  |  |
|  | 5 | 1 |  |  |  |  |  |
|  | 5 | 2 |  |  |  |  |  |
|  | 5 | 3 |  |  |  |  |  |
|  | 5 | 4 |  |  |  |  |  |
|  | 5 | 5 |  |  |  |  |  |
|  | 5 | 6 |  |  |  |  |  |
|  | 5 | 7 |  |  |  |  |  |
|  | 5 | 8 |  |  |  |  |  |
|  | 5 | 9 |  |  |  |  |  |
|  | 6 | 0 |  |  |  |  |  |
|  | 6 | 1 |  |  |  |  |  |
|  | 6 | 2 |  |  |  |  |  |
|  | 6 | 3 |  |  |  |  |  |
|  | 6 | 4 |  |  |  |  |  |
|  | 6 | 5 |  |  |  |  |  |
|  | 6 | 6 |  |  |  |  |  |
|  | 6 | 7 |  |  |  |  |  |
|  | 6 | 8 |  |  |  |  |  |
|  | 6 | 9 |  |  |  |  |  |
|  | 7 | 0 |  |  |  |  |  |
|  | 7 | 1 |  |  |  |  |  |
|  | 7 | 2 |  |  |  |  |  |



## Appendix F <br> List of FAL Numbers

| Name of system | Produced by | Verified by | Authorized by |  |
| :--- | :--- | :--- | :--- | :--- |
| PC model | Chart No. |  |  |  |


| FAL No. | FAL contents | Corrective measure | FAL No. | FAL contents | Corrective measure |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 |  |  | 35 |  |  |
| 01 |  |  | 36 |  |  |
| 02 |  |  | 37 |  |  |
| 03 |  |  | 38 |  |  |
| 04 |  |  | 39 |  |  |
| 05 |  |  | 40 |  |  |
| 06 |  |  | 41 |  |  |
| 07 |  |  | 42 |  |  |
| 08 |  |  | 43 |  |  |
| 09 |  |  | 44 |  |  |
| 10 |  |  | 45 |  |  |
| 11 |  |  | 46 |  |  |
| 12 |  |  | 47 |  |  |
| 13 |  |  | 48 |  |  |
| 14 |  |  | 49 |  |  |
| 15 |  |  | 50 |  |  |
| 16 |  |  | 51 |  |  |
| 17 |  |  | 52 |  |  |
| 18 |  |  | 53 |  |  |
| 19 |  |  | 54 |  |  |
| 20 |  |  | 55 |  |  |
| 21 |  |  | 56 |  |  |
| 22 |  |  | 57 |  |  |
| 23 |  |  | 58 |  |  |
| 24 |  |  | 59 |  |  |
| 25 |  |  | 60 |  |  |
| 26 |  |  | 61 |  |  |
| 27 |  |  | 62 |  |  |
| 28 |  |  | 63 |  |  |
| 29 |  |  | 64 |  |  |
| 30 |  |  | 65 |  |  |
| 31 |  |  | 66 |  |  |
| 32 |  |  | 67 |  |  |
| 33 |  |  | 68 |  |  |
| 34 |  |  | 69 |  |  |


| FAL <br> No. | FAL contents | Corrective measure | FAL <br> No. | FAL contents | Corrective measure |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 70 |  |  | 85 |  |  |
| 71 |  |  | 86 |  |  |
| 72 |  |  | 87 |  |  |
| 73 |  |  | 88 |  |  |
| 74 |  |  | 89 |  |  |
| 75 |  |  | 90 |  |  |
| 76 |  |  | 91 |  |  |
| 77 |  |  | 92 |  |  |
| 78 |  |  | 93 |  |  |
| 79 |  |  | 94 |  |  |
| 80 |  |  | 95 |  |  |
| 81 |  |  | 96 |  |  |
| 82 |  |  | 96 |  |  |
| 83 |  |  | 97 |  |  |
| 84 |  |  | 99 |  |  |

## Appendix G

## Extended ASCII

The following codes are used to output characters to the Programming Console or Data Access Console using MSG(46). Refer to pages 497 for details.

| Right digit | Left digit |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 0,1, \\ & 8,9 \end{aligned}$ | 2 | 3 | 4 | 5 | 6 | 7 | A | B | C | D | E | F |
| 0 |  |  | ? | \% | F | $\because$ | F |  | $\cdots$ | \% | F | $\because$ | F |
| 1 |  | ! | 1 | F | \% | $\pm$ | \# | 1 | 4 | F | ] | $\pm$ | $\because$ |
| 2 |  | : | 2 | E | F | \% | + | : | 2 | E | P | \% | $\cdots$ |
| 3 |  | \# | 3 | \% | " | \% | $\pm$ | * | \% | \% | \% | \% | $\pm$ |
| 4 |  | * | 4 | ] | T | ] | $t$ | * | 4 | - | T | ] | $t$ |
| 5 |  | \% | \% | E | U | E | i | \% | \% | E | U | E | i |
| 6 |  | \% | ש | F | U | $\because$ | \% | \% | \% | F | U | $\stackrel{\square}{\square}$ | \% |
| 7 |  | * | 7 | e | 1 | \% | \% | * | 7 | E | 1 | 9 | \% |
| 8 |  | C | \% | H | \% | \% | \% | $\because$ | \% | 1 | \% | 1 | $\because$ |
| 9 |  | $\bigcirc$ | \% | T | ! | $\cdots$ | - | $\cdots$ | \% | I | ? | 3 | - |
| A |  | \% | " | I | Z | j | $\underline{Z}$ | * | \# | J | $\underline{Z}$ | $\pm$ | $\underline{Z}$ |
| B |  | $\pm$ | $\#$ | C | ! | \% | \% | $\pm$ | $\stackrel{7}{3}$ | + | - | \% | $\because$ |
| C |  | \% | < | $\ldots$ | $\%$ | 1 | - | \% | < | $\ldots$ | $\geqslant$ | $\ldots$ | ! |
| D |  | $\cdots$ | $=$ | 1 | I | T | $\stackrel{ }{ }$ | $\cdots$ | $=$ | 1 | I | \% | \% |
| E |  | " | $\vartheta$ | 1 | $\therefore$ | T | $\stackrel{\square}{*}$ | * | $\gamma$ | 1 | $\therefore$ | T |  |
| F |  | $\because$ | ? | ] | $\cdots$ | \% | $\div$ | $\checkmark$ | $?$ | ] | $\cdots$ | \% | $\div$ |

## Index

## Numbers

1:1 PC Link
CPM1/CPM1A, 229
CPM2A/CPM2C, 263
SRM1, 279
1:1 PC Link communications, I/O response timing CPM1/CPM1A, 515
CPM2A/CPM2C, 525
SRM1, 541

## A-B

analog controls, 150
analog I/O functions, 147, 166, 177
Analog I/O Units, 147
for CPM1A/CPM2A, 166
for CPM2C, 177
Analog Input Units
averaging function, 183
input range, 180
open-circuit detection function, 183
analog inputs, 169,184
Analog Output Units, output range, 182
analog outputs, 170, 185
analog settings, 150
arithmetic flags, 159, 365
ASCII
converting data, 449, 451
table of codes, 595
averaging function, 183
binary data, signed binary, 159
bits, controlling, 377

## C

check levels, program checks, 551
checksum, calculating frame checksum, 500
clock, 163
communications
1:1 NT Link CPM2A/CPM2C, 260
SRM1, 277
1:1 PC Link
CPM1/CPM1A, 229
CPM2A/CPM2C, 263
SRM1, 279
1:N NT Link, SRM1, 278
errors, 554
host link

CPM1/CPM1A, 227
CPM2A/CPM2C, 231
SRM1, 268
NT Link, CPM1/CPM1A, 228
types, 226
wiring, 226
communications functions, 225
Communications Switch, setting
CPM2A, 253, 262, 266
CPM2C, 254, 262, 267
CompoBus/S I/O Link Unit, 147, 214
using, 214
CompoBus/S I/O Master functions, 148
CompoBus/S I/O Slave functions, 147, 214
constants, operands, 365
counter mode interrupts, CPM2A/CPM2C, 68
counters
conditions when reset, 394, 396
creating extended timers, 395
reversible counters, 395
cycle monitor time, PC Setup settings, 18
cycle time
CPM1/CPM1A
calculating, 513
effects on operations, 513
processes, 513
CPM2A/CPM2C
calculating, 523
effects on operations, 523
processes, 523
SRM1
calculating, 538
effects on operations, 539
processes, 538
cycle time (minimum), PC Setup settings, 19

## D

data
computation standards, 146
decrementing, 483
incrementing, 483
decrementing. See data
definers, definition, 364
Differential Monitor, function, 159
differential monitoring, 159
differentiated instructions, 366
function codes, 364
display, for Temperature Sensor Units, 208
duty ratio
fixed duty ratio pulse outputs, 101
variable duty ratio pulse outputs, 111

## E

error codes, programming, 385
error log, PC Setup settings, 21
error log area, 552
error messages, programming, 497
errors
communications, 554
degree of error in pulse outputs, 146
fatal, 554
general, 550
non-fatal, 553
other, 554
PC Setup, 2
programming, 551
Programming Console operations, 550
programming messages, 497
resetting, 385
types, 550
user-defined errors, 552
execution condition, definition, 336
expansion instructions, 371, 372, 562
function codes, 160
Expansion Units, using, 165

## F

FAL area, 385
FAL numbers, table, 593
FAL(06), 552
FALS(07), 552
flag
arithmetic, programming example, 433, 437
CY
clearing, 457
setting, 457
flags, error and arithmetic, 565
Frame Check Sequence. See frames, FCS
frame checksum, calculating with FCS(-), 500
frames, FCS, 239
function codes, 364
expansion instructions, $160,161,162,371,372$
H
high-speed counter interrupts CPM1/CPM1A, 86
CPM2A/CPM2C, 46
high-speed counters, CPM2A/CPM2C, 45
hold bit status, PC Setup settings, 17
host link
CPM1/CPM1A, 227

CPM2A/CPM2C, 231
SRM1, 268
host link commands
**, 304
EX, 304
FK, 298
IC, 305
KC, 299
KR, 297
KS, 296
MF, 295
MM, 300
MS, 293
QQ, 302
R\#, 289
R\$, 290
RC, 282
RD, 283
RG, 283
RH, 282
RJ, 284
RL, 282
RP, 301
RR, 281
SC, 294
TS, 300
W\#, 291
W\$, 292
WC, 286
WD, 288
WG, 287
WH, 286
WJ, 288
WL, 285
WP, 301
WR, 285
XZ, 304

## I-J

I/O points, refreshing, 498
I/O response time
1:1 PC Link communications CPM1/CPM1A, 515 CPM2A/CPM2C, 525 SRM1, 541
CPM1/CPM1A. See timing
CPM2A/CPM2C. See timing
SRM1. See timing
incrementing, 483
indicators, CompoBus/S LED indicators, 215, 220
indirect addressing, 365
$\operatorname{INI}(61), 133$
initialization processes, CPM1/CPM1A, 512
input interrupts
CPM1/CPM1A, 79
CPM2A/CPM2C, 30
input interrupts (counter mode), CPM2A/CPM2C, 68
input mode

CPM2A／CPM2C， 49
selecting， 137
input time constants，PC Setup settings， 19
inputs，quick－response inputs， 153
instruction set， 559
ACC（－）， 491
ADB（50）， 467
ADD（30）， 457
ADDL（54）， 462
AND，338， 376
combining with OR， 339
AND LD，341， 377
combining with OR LD， 344
use in logic blocks， 343
AND NOT，338， 376
ANDW（34）， 480
ASC（86）， 449
ASFT（17）， 410
ASL（25）， 405
ASR（26）， 406
AVG（－）， 476
BCD（24）， 440
BCDL（59）， 441
BCMP（68）， 434
BCNT（67）， 499
BIN（23）， 439
BINL（58）， 440
BSET（71）， 414
CLC（41）， 457
CMP（20）， 432
CMPL（60）， 436
CNT， 394
CNTR（12）， 395
COLL（81）， 417
COM（29）， 479
CTBL（63）， 396
DEC（39）， 483
DIFD（14），355，380－389
using in interlocks， 382
using in jumps， 384
DIFU（13），355，380－389
using in interlocks， 382
using in jumps， 384
DIST（80）， 415
DIV（33）， 461
DIVL（57）， 466
DMPX（77）， 444
DVB（53）， 470
END（01），341， 381
FAL（06）， 385
FALS（07）， 385
FCS（一）， 500
HEX（－）， 451
HTS（65）， 453
IL（02），351，381－383
ILC（03），351，381－383
INC（38）， 483
$\operatorname{INI}(61), 133,399$
INT（89），83， 501
$\operatorname{IORF}(97), 498$
JME（05）， 383
JMP（04）， 383
$\operatorname{JMP}(04)$ and $\operatorname{JME}(05), 353$
$\operatorname{KEEP}(11), 379$
in controlling bit status， 355
ladder instructions， 337
LD，338， 376
LD NOT，338， 376
MAX（一）， 472
MCRO（99），157， 486
$\operatorname{MIN}(-), 474$
MLB（52）， 470
MLPX（76）， 442
$\operatorname{MOV}(21), 411$
$\operatorname{MOVB}(82), 419$
$\operatorname{MOVD}(83), 420$
MSG（46）， 497
MUL（32）， 460
MULL（56）， 466
MVN（22）， 412
NEG（－）， 455
NOP（00）， 381
NOT， 335
operands， 334
OR，339， 376
combining with AND， 339
OR LD，342， 377
combining with AND LD， 344
use in logic blocks， 343
OR NOT，339， 376
ORW（35）， 481
OUT，340， 377
OUT NOT，340， 377
PID（一）， 426
PRV（62）， 401
PULS（65），132， 487
PWM（－）， 494
RESET， 354
RET（93）， 486
ROL（27）， 406
ROR（28）， 407
RSET，378－379
RXD（47），252，276， 505
SBB（51）， 468
SBN（92），26，77， 486
SBS（91）， 484
SCL（66）， 421
SCL2（一）， 423
SCL3（－）， 424
SDEC（78）， 446
SET，354，378－379
SFT（10）， 404
SFTR（84）， 409
SLD（74）， 408
SNXT（09）， 385
SPED（64），132， 489
SRCH（一）， 471
SRD（75）， 408
STC（40）， 457
STEP（08）， 385
STH（一）， 454
STIM（69）， 504
STUP（一）， 509
SUB（31）， 458
SUBL（55）， 464
SUM（一）， 478
SYNC（－）， 496
TCMP（85）， 433

## Index

terminology, 334
TIM, 389
TIMH(15), 390
using in jumps, 384
TIML(-), 392
TMHH(-), 391
using in jumps, 384
TXD(48), 252, 276, 507
WSFT(16), 405
XCHG(73), 415
XFER(70), 413
XNRW(37), 482
XORW(36), 481
ZCP(一), 437
ZCPL(一), 438
instructions
execution times
CPM1/CPM1A, 518
CPM2A/CPM2C, 528
SRM1, 543
expansion, 160
instruction set lists, 370
mnemonics list, ladder, 373
right-hand instructions, coding multiple, 349
subroutines, 484
INT(89), 83
interlocks, 381-383
using self-maintaining bits, 356
interrupt functions
CPM1/CPM1A, 77
CPM2A/CPM2C, 26
SRM1(-V2), 94
interrupt processing
calculating response time
CPM1/CPM1A, 517
CPM2A/CPM2C, 527
masking
CPM1/CPM1A, 517
CPM2A/CPM2C, 527
SRM1, 542
timing
CPM1/CPM1A, 517
CPM2A/CPM2C, 527
SRM1, 542
interrupts
control, 501
CPM1/CPM1A
counter mode, 82
high-speed counter, 86
overflows and underflows, 88
input interrupt mode, 80
input interrupts, 79
interval timers, 84
scheduled interrupt mode, 84
masking, 83
setting modes, 80
types, 77
unmasking, 84
CPM2A/CPM2C
high-speed counter, 46
input interrupts, 30
interval timers, 37
scheduled interrupt mode, 39
masking, 34
order of priority, 27
selecting interrupts to be used, 51
setting modes, 33
types, 26
unmasking, 34, 35
high-speed counter, programming, 57, 90
masking, masking, 35
SRM1
interval timers, 94
scheduled interrupt mode, 95
types, 94
unmasking, 504
interval timer interrupts
CPM1/CPM1A, 84
CPM2A/CPM2C, 37
SRM1, 94
JOG operation, CPM2A/CPM2C, 109
jogging, 128
jump numbers, 383
jumps, 383-384
ladder diagram
branching, 349
$\operatorname{IL}(02)$ and ILC(03), 351
using TR bits, 350
combining logic blocks, 345
controlling bit status
using $\operatorname{DIFU}(13)$ and $\operatorname{DIFD}(14), 355,380-389$
using KEEP(11), 379-380
using OUT and OUT NOT, 340
using SET and RESET, 354
using SET and RSET, 378-379
converting to mnemonic code, 336-354
display via GPC, FIT, LSS, or SSS, 335
instructions
combining, AND LD and OR LD, 344
controlling bit status
using KEEP(11), 355
using OUT and OUT NOT, 377
format, 364
notation, 364
structure, 335
using logic blocks, 341
ladder diagram instructions, 376-377
logic block instructions, converting to mnemonic code, 341-348
logic blocks. See ladder diagram
macro function, subroutines. See programming
masking
CPM1/CPM1A interrupt processes, 517
CPM2A/CPM2C interrupt processes, 527
SRM1 interrupt processes, 542
MCRO(99), 157
memory areas
AR area bits
CPM2A/CPM2C, 578
SRM1, 584
flags and control bits CPM1/CPM1A, 569
CPM2A/CPM2C, 575
SRM1, 582
structure
CPM1/CPM1A, 308, 569
CPM2A/CPM2C, 309, 574
SRM1, 310, 581
messages, programming, 497
mnemonic code, converting, 336-354
MSG(46), 552
N
nesting, subroutines, 485
no-protocol communications
CPM2A/CPM2C, 251
program example, 257, 277
SRM1, 272
transmission data configuration, 252, 276
transmission flags, 252, 276
normally open/closed condition, definition, 335
NOT, definition, 335
NT Link
CPM1/CPM1A, 228
CPM2A/CPM2C, 260
SRM1, 277, 278

## 0

open-circuit detection function, 183
operand bit, 336
operands, 364
allowable designations, 364
requirements, 364
operations
CPM1/CPM1A internal processing, flowchart, 512
effects on CPM1/CPM1A cycle time, 513
effects on CPM2A/CPM2C cycle time, 523
effects on SRM1 cycle time, 539
SRM1 internal processing, flowchart, 537
output bit
controlling ON/OFF time, 378
controlling status, 354,356

PC Link, CPM2A/CPM2C, 263
PC Setup. See settings
PC Setup settings
CPM1/CPM1A, 3
CPM2A/CPM2C, 7
SRM1(-V2), 13
peripheral port, servicing time, 18
peripheral port servicing time, PC Setup settings, 18
positioning, 126
precautions, general, xvii
program coding sheet, 589
Program Memory, structure, 336
program write protection, PC Setup settings, 17
programming
errors, 551
for temperature monitoring, 202
high-speed counter
CPM1/CPM1A, 90
CPM2A/CPM2C, 57
instructions, 559
interrupts, 57, 90
jumps, 353
macro function, subroutines, 157
precautions, 358
preparing data in data areas, 414
program coding sheet, 589
special features, 160
writing, 334
programs
checking, check levels, 551
executing, 360
PULS(65), 132
pulse output
errors/delays, 146
fixed duty ratio, 101
synchronized to input frequency, 134, 496
variable duty ratio, 111
pulse output functions
CPM1A, 131
CPM2A/CPM2C, 97
PV
CNTR(12), 395
timers and counters, 389

## R

range code, 173, 191
range comparison interrupts, CPM2A/CPM2C, 52
right-hand instructions, coding. See instructions

RS-232C
communications
receiving
CPM2A/CPM2C, 259
SRM1, 272
transmitting
CPM2A/CPM2C, 258
SRM1, 272
control bits, SRM1, 273
RS-232C port, servicing time (CPM2A/CPM2C/SRM1), 18
RS-232C port servicing time, PC Setup settings, 18
RXD(47), 252, 276

## S

SBN(92), 26, 77
serial communications, CPM2A/CPM2C, 251
settings
basic operations
hold bit status, 17
startup mode, 16
changing, 2
communications, 226
host link
CPM1/CPM1A, 227
CPM2A/CPM2C, 231
SRM1, 268
defaults, 2
I/O operations, 16
port servicing scan time, 18, 19
seven-segment displays, converting data, 446
signed binary data, 158, 159
SPED(64), 132
startup mode, PC Setup settings, 16
subroutine number, 486
subroutines, interrupt subroutines, 26
SV
CNTR(12), 395
timers and counters, 389
synchronized pulse control, 134
errors/delays, 146
synchronized pulse output, 496

## T-W

target value comparison table, CPM2A/CPM2C, 57
TC numbers, 388
temperature sensor input functions, 147
Temperature Sensor Units, 147, 193
time
reading the time, 163
setting the time, 163
timers, conditions when reset, 389, 390
TIML(一), 393
TMHH(-), 392
timing
basic instructions CPM1/CPM1A, 518 CPM2A/CPM2C, 528 SRM1, 543
CPM1/CPM1A cycle time, 513
CPM2A/CPM2C cycle time, 523
I/O response time CPM1/CPM1A, 514 CPM2A/CPM2C, 524 SRM1, 540
instruction execution CPM1/CPM1A. See instruction CPM2A/CPM2C. See instruction SRM1. See instruction
interrupt processing CPM1/CPM1A, 517 CPM2A/CPM2C, 527
SRM1, 542
special instructions CPM1/CPM1A, 518 CPM2A/CPM2C, 528, 535
SRM1, 543, 547
SRM1 cycle time, 538
TR bits, use in branching, 350
two-decimal place display, 208
TXD(48), 252, 276
write protecting the program, PC Setup settings, 17

## Revision History

A manual revision code appears as a suffix to the catalog number on the front cover of the manual.

Cat. No. W353-E1-06

Revision code

The following table outlines the changes made to the manual during each revision. Page numbers refer to the previous version.

| Revision code | Date | Revised content |
| :---: | :---: | :---: |
| 1 | May 1999 | Original production |
| 2 | January 2000 | Information on new Expansion Units and the relevant PCs was added throughout the manual. Additional changes were made on the following pages: <br> Page xi: Updated to new contents of manual. <br> Page xv: Change made to first caution. <br> Page xvi: Change made to first installation precaution. <br> Page xvii: Ground precaution changed to warning and moved to safety precaution section. Other precautions expanded or reworded. <br> Page xv: Caution on online editing reworded. <br> Page xvi: First installation precaution expanded. <br> Pages 9, 11, 185, 186, 194, 195, 200: Host Link unit number added to port settings. <br> Pages 11, 186, 195: Communications mode description changed. <br> Page 17: Setting to protect memory changed. <br> Page 24: Position of notes changed. <br> Pages 54, 55, 56, 57, 58, 71, 79, 92, 99, 106, 107, 112, 113, 115, 116, 117, 119, 133, 153, 154, 160, 174, 175, 198, 201, 213, 348, 414, 425, 428, 429: Changes to graphics. <br> Pages 96, 111: Change to "Pulse Output Flag" description. <br> Page 120: Pulse output number changed in program. <br> Page 134: Section added on data calculations. <br> Pages 137 to 139: Analog control sections combined. <br> Pages 148, 149: Corrections made for function codes. <br> Page 159: Table removed. <br> Pages 187, 207: Change to first line of program. <br> Pages 190, 300, 475: Note added. <br> Pages 238, 367, 444: Changes made to tables. <br> Pages 283-285: Updated to new contents and order of section. <br> Pages 293, 294: Changes made to existing table. Table added. <br> Pages 311-314: Information added to "Precautions." <br> Page 313: Changes made to graphics and "Limitations." Section moved to the end of section on "TMHH." <br> Page 314: Changes made to graphics and "Limitations." <br> Pages 387, 388: Example added. <br> Page 413: Section on"SRCH" moved before section on "MAX." <br> Page 443: Information on "I/O refreshing" added. <br> Page 490: "Volume" removed from information on SR 250 and SR 251. <br> Pages 490, 491, 495-497, 501-503: "Read/write" column added to table. <br> Page 497: Changes made to information on AR 02. <br> Page 498: Changes made to information on AR 1111. <br> Page 499: Changes made to information on AR 1314. |


| Revision code | Date | Revised content |
| :---: | :---: | :---: |
| 03 | February 2001 | Revisions and additions were made accompanying specifications changes and new products. <br> The CPM1A-MAD11 Analog I/O Unit was added as section 3-1-2 and the CPM1A-DRT21 DeviceNet I/O Link Unit was added as section 3-4. <br> Interrupt programming precautions were added to sections 2-1 and 2-3. <br> Specific changes are as follows: <br> Pages xi, 1, 23, 148, 163, 177, 197, 203, 331, 341, 383, 495, 500, and 546: CPM2C-S added. <br> Pages 7 and 21: Information added on DIP switch changes. <br> Page 138: Note added. <br> Page 161: Information added on startup operation. <br> Page 162: Programming example modified. <br> Pages 295 to 298 and 300: Models added. <br> Page 545: Description of AR 1314 altered. <br> Page 550: Description of AR 0712 added. |
| 04 | July 2003 | The following revisions and changes were made. <br> Page xi: Support Software information updated. <br> Page xv: Caution added. <br> Page 27: Section added. <br> Page 164: Bottom illustration changed. <br> Pages 170, 411, and 413: Notes added. <br> Page 183: Range for range code 011 corrected, note following table changed, and top illustration corrected. <br> Page 202: DM area address corrected for SBB and BCD instructions at bottom of ladder program code. <br> Page 216: Communications current consumption added to top table. <br> Page 219: Callouts in top illustration corrected. <br> Pages 229, 231, 257, and 261: "-V1" version added to illustration. <br> Pages 240 and 248: "-V1" added to version in note. <br> Page 251: Recommended cables added. <br> Page 313: Model number added at top of page. <br> Pages 385 to 388, 390, and 391: Timer/counter notation changed in introductions. <br> Pages 387 and 389: "TML(-)" corrected to "the Programming Console." <br> Page 388: Programming example corrected. <br> Page 549: Information added to description of F7 in table. |
| 05 | February 2004 | The following revisions and changes were made. <br> Page xi: CX-Programmer information updated in table. <br> Page 131: Catalog number of manual added. <br> Pages 214 and 219: "CS1" changed to "CS." <br> Page 233: Note changed. <br> Page 397: Note added. |
| 06 | February 2008 | Page xii: Added information on warranty and liability. <br> Page 7: Changed description of a setting of 00 for bits 08 to 15 of CM 6600. <br> Page 71: Replaced top two graphics. <br> Page 186: Changed number of Analog I/O Units to 3 and added note. <br> Page 187: Changed analog input numbers in table column headings. <br> Page 214: Changed bottom callout in top diagram and added table. |

1. Offer; Acceptance. These terms and conditions (these "Terms") are deemed part of all quotes, agreements, purchase orders, acknowledgments, price lists catalogs, manuals, brochures and other documents, whether electronic or in writing, relating to the sale of products or services (collectively, the "Products") by Omron Electronics LLC and its subsidiary companies ("Omron"). Omron objects to any terms or conditions proposed in Buyer's purchase order or other documents which are inconsistent with, or in addition to, these Terms.
2. Prices; Payment Terms. All prices stated are current, subject to change without notice by Omron. Omron reserves the right to increase or decrease prices on any unshipped portions of outstanding orders. Payments for Products are due net 30 days unless otherwise stated in the invoice.
3. Discounts. Cash discounts, if any, will apply only on the net amount of invoices sent to Buyer after deducting transportation charges, taxes and duties, and will be allowed only if (i) the invoice is paid according to Omron's payment terms and (ii) Buyer has no past due amounts.
4. Interest. Omron, at its option, may charge Buyer $1-1 / 2 \%$ interest per month or the maximum legal rate, whichever is less, on any balance not paid within the stated terms.
5. Orders. Omron will accept no order less than $\$ 200$ net billing.
. Governmental Approvals. Buyer shall be responsible for, and shall bear all costs involved in, obtaining any government approvals required for the importation or sale of the Products
6. Taxes. All taxes, duties and other governmental charges (other than genera real property and income taxes), including any interest or penalties thereon, imposed directly or indirectly on Omron or required to be collected directly or indirectly by Omron for the manufacture, production, sale, delivery, importation, consumption or use of the Products sold hereunder (including customs duties and sales, excise, use, turnover and license taxes) shall be charged to and remitted by Buyer to Omron.
7. Financial. If the financial position of Buyer at any time becomes unsatisfactory to Omron, Omron reserves the right to stop shipments or require satisfactory security or payment in advance. If Buyer fails to make payment or otherwise comply with these Terms or any related agreement, Omron may (without liability and in addition to other remedies) cancel any unshipped portion of Products sold hereunder and stop any Products in transit until Buyer pays all amounts, including amounts payable hereunder, whether or not then due which are owing to it by Buyer. Buyer shall in any event remain liable for all unpaid accounts
8. Cancellation; Etc. Orders are not subject to rescheduling or cancellation unless Buyer indemnifies Omron against all related costs or expenses
9. Force Majeure. Omron shall not be liable for any delay or failure in delivery resulting from causes beyond its control, including earthquakes, fires, floods, strikes or other labor disputes, shortage of labor or materials, accidents to machinery, acts of sabotage, riots, delay in or lack of transportation or the requirements of any government authority
10. Shipping; Delivery. Unless otherwise expressly agreed in writing by Omron:
a. Shipments shall be by a carrier selected by Omron; Omron will not drop ship except in "break down" situations
b. Such carrier shall act as the agent of Buyer and delivery to such carrier shal constitute delivery to Buyer;
c. All sales and shipments of Products shall be FOB shipping point (unless otherwise stated in writing by Omron), at which point title and risk of loss shall pass from Omron to Buyer; provided that Omron shall retain a security interest in the Products until the full purchase price is paid;
d. Delivery and shipping dates are estimates only; and
e. Omron will package Products as it deems proper for protection against normal handling and extra charges apply to special conditions.
11. Claims. Any claim by Buyer against Omron for shortage or damage to the Products occurring before delivery to the carrier must be presented in writing to Omron within 30 days of receipt of shipment and include the original transportation bill signed by the carrier noting that the carrier received the Products from Omron in the condition claimed.
12. Warranties. (a) Exclusive Warranty. Omron's exclusive warranty is that the Products will be free from defects in materials and workmanship for a period of twelve months from the date of sale by Omron (or such other period expressed in writing by Omron). Omron disclaims all other warranties, express or implied (b) Limitations. OMRON MAKES NO WARRANTY OR REPRESENTATION EXPRESS OR IMPLIED, ABOUT NON-INFRINGEMENT, MERCHANTABIL-

ITY OR FITNESS FOR A PARTICULAR PURPOSE OF THE PRODUCTS BUYER ACKNOWLEDGES THAT IT ALONE HAS DETERMINED THAT THE PRODUCTS WILL SUITABLY MEET THE REQUIREMENTS OF THEIR INTENDED USE. Omron further disclaims all warranties and responsibility o any type for claims or expenses based on infringement by the Products or oth erwise of any intellectual property right. (c) Buyer Remedy. Omron's sole obli gation hereunder shall be, at Omron's election, to (i) replace (in the form originally shipped with Buyer responsible for labor charges for removal or replacement thereof) the non-complying Product, (ii) repair the non-complying Product, or (iii) repay or credit Buyer an amount equal to the purchase price of the non-complying Product; provided that in no event shall Omron be responsible for warranty, repair, indemnity or any other claims or expenses regarding the Products unless Omron's analysis confirms that the Products were prop erly handled, stored, installed and maintained and not subject to contamina tion, abuse, misuse or inappropriate modification. Return of any Products by Buyer must be approved in writing by Omron before shipment. Omron Compa nies shall not be liable for the suitability or unsuitability or the results from the use of Products in combination with any electrical or electronic components circuits, system assemblies or any other materials or substances or environ ments. Any advice, recommendations or information given orally or in writing are not to be construed as an amendment or addition to the above warranty See http://www.omron247.com or contact your Omron representative for published information
14. Limitation on Liability; Etc. OMRON COMPANIES SHALL NOT BE LIABLE FOR SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES LOSS OF PROFITS OR PRODUCTION OR COMMERCIAL LOSS IN ANY WAY CONNECTED WITH THE PRODUCTS, WHETHER SUCH CLAIM IS BASED IN CONTRACT, WARRANTY, NEGLIGENCE OR STRICT LIABILITY Further, in no event shall liability of Omron Companies exceed the individual price of the Product on which liability is asserted. ndemnities. Buyer shall indemnify and hold harmless Omron Companies and their employees from and against all liabilities, losses, claims, costs and expenses (including attorney's fees and expenses) related to any claim, inves tigation, litigation or proceeding (whether or not Omron is a party) which arises or is alleged to arise from Buyer's acts or omissions under these Terms or in any way with respect to the Products. Without limiting the foregoing, Buyer (a its own expense) shall indemnify and hold harmless Omron and defend or settle any action brought against such Companies to the extent based on a claim that any Product made to Buyer specifications infringed intellectual property rights of another party
16. Property; Confidentiality. Any intellectual property in the Products is the exclu sive property of Omron Companies and Buyer shall not attempt to duplicate it in any way without the written permission of Omron. Notwithstanding any charges to Buyer for engineering or tooling, all engineering and tooling shal remain the exclusive property of Omron. All information and materials supplied by Omron to Buyer relating to the Products are confidential and proprietary, and Buyer shall limit distribution thereof to its trusted employees and strictly prevent disclosure to any third party
17. Export Controls. Buyer shall comply with all applicable laws, regulations and licenses regarding (i) export of products or information; (iii) sale of products to "forbidden" or other proscribed persons; and (ii) disclosure to non-citizens of regulated technology or information.
18. Miscellaneous. (a) Waiver. No failure or delay by Omron in exercising any right and no course of dealing between Buyer and Omron shall operate as a waiver of rights by Omron. (b) Assignment. Buyer may not assign its rights hereunder without Omron's written consent. (c) Law. These Terms are governed by the law of the jurisdiction of the home office of the Omron company from which Buyer is purchasing the Products (without regard to conflict of law princi ples). (d) Amendment. These Terms constitute the entire agreement between Buyer and Omron relating to the Products, and no provision may be changed or waived unless in writing signed by the parties. (e) Severability. If any provi sion hereof is rendered ineffective or invalid, such provision shall not invalidate any other provision. (f) Setoff. Buyer shall have no right to set off any amounts against the amount owing in respect of this invoice. (g) Definitions. As used herein, "including" means "including without limitation"; and "Omron Companies" (or similar words) mean Omron Corporation and any direct or indirect subsidiary or affiliate thereof

## Certain Precautions on Specifications and Use

1. Suitability of Use. Omron Companies shall not be responsible for conformity with any standards, codes or regulations which apply to the combination of the Product in the Buyer's application or use of the Product. At Buyer's request Omron will provide applicable third party certification documents identifying ratings and limitations of use which apply to the Product. This information by ratings and limitations of use which apply to the Product. This information by
itself is not sufficient for a complete determination of the suitability of the Product in combination with the end product, machine, system, or other application or use. Buyer shall be solely responsible for determining appropriateness of the particular Product with respect to Buyer's application, product or system. Buyer shall take application responsibility in all cases but the following is a non-exhaustive list of applications for which particular attention must be given: (i) Outdoor use, uses involving potential chemical contamination or electrical interference, or conditions or uses not described in this document
ii) Use in consumer products or any use in significant quantities.
(iii) Energy control systems, combustion systems, railroad systems, aviation systems, medical equipment, amusement machines, vehicles, safety equipment, and installations subject to separate industry or government regulations. (iv) Systems, machines and equipment that could present a risk to life or property. Please know and observe all prohibitions of use applicable to this Product.
NEVER USE THE PRODUCT FOR AN APPLICATION INVOLVING SERIOUS RISK TO LIFE OR PROPERTY OR IN LARGE QUANTITIES WITHOUT ENSURING THAT THE SYSTEM AS A WHOLE HAS BEEN DESIGNED TO

ADDRESS THE RISKS, AND THAT THE OMRON'S PRODUCT IS PROPERLY RATED AND INSTALLED FOR THE INTENDED USE WITHIN THE OVERALL EQUIPMENT OR SYSTEM
2. Programmable Products. Omron Companies shall not be responsible for the user's programming of a programmable Product, or any consequence thereof.
3. Performance Data. Data presented in Omron Company websites, catalogs and other materials is provided as a guide for the user in determining suitabil ity and does not constitute a warranty. It may represent the result of Omron's test conditions, and the user must correlate it to actual application require ments. Actual performance is subject to the Omron's Warranty and Limitations of Liability.
4. Change in Specifications. Product specifications and accessories may be changed at any time based on improvements and other reasons. It is our practice to change part numbers when published ratings or features are changed, or when significant construction changes are made. However, some specifications of the Product may be changed without any notice. When in doubt, special part numbers may be assigned to fix or establish key specifications fo your application. Please consult with your Omron's representative at any time to confirm actual specifications of purchased Product.
5. Errors and Omissions. Information presented by Omron Companies has been checked and is believed to be accurate; however, no responsibility is assumed for clerical, typographical or proofreading errors or omissions.

# omron 

Automation...simple...powerful.

## OMRON ELECTRONICS LLC • THE AMERICAS HEADQUARTERS

Schaumburg, IL USA • 847.843.7900•800.556.6766 • www.omron247.com

## OMRON CANADA, INC. • HEAD OFFICE

Toronto, ON, Canada • $416.286 .6465 \cdot 866.986 .6766 \bullet$ www.omron.ca

## OMRON ELETRÔNICA DO BRASIL LTDA - HEAD OFFICE

São Paulo, SP, Brasil • 55.11.2101.6300 • www.omron.com.br
OMRON ELECTRONICS MEXICO SA DE CV • HEAD OFFICE
Apodaca, N.L. • 52.811.156.99.10• mela@omron.com
W353-E1-06
Note: Specifications are subject to change.

OMRON ARGENTINA • SALES OFFICE
Cono Sur • 54.11.4787.1129

## OMRON CHILE • SALES OFFICE

Santiago 56.2206.4592

## OTHER OMRON LATIN AMERICA SALES

### 56.2206.4592

© 2008 Omron Electronics LLC


[^0]:    0: 1 word
    1: 2 words
    2: 3 words
    3: 4 words

