



ALL RIGHTS RESERVED. NO PORTION OF THIS PUBLICATION, WHETHER IN WHOLE OR IN PART, CAN BE REPRODUCED WITHOUT THE EXPRESS WRITTEN CONSENT OF SPC TECHNOLOGY.

SPC-F005.DWG

REVISIONS

DOC. NO. SPC-F005 \* Effective: 7/8/02 \* DCP No: 1398

DCP #	REV	DESCRIPTION	DRAWN	DATE	CHECKD	DATE	APPRVD	DATE
1262	A	RELEASED	HO	9/5/02	JWM	9/5/02	DJC	9/6/06

**Description:** A PN Unijunction Transistor designed for use in pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

**Electrical Characteristics:** ( $T_A = +25^\circ\text{C}$  Unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>OFF Characteristics</b>						
Intrinsic Standoff Ratio		$V_{B2B1} = 10\text{V}$ , Note 3	0.56	—	0.75	—
Interbase Resistance	$r_{BB}$	$V_{B2B1} = 3\text{V}$ , $I_E = 0$	4.7	7.0	9.1	k Ohms
Interbase Resistance Temperature Coefficient			0.1	—	0.9	%/°C
Emitter Saturation Voltage	$V_{EB1(sat)}$	$V_{B2B1} = 10\text{V}$ , $I_E = 50\text{mA}$ , Note 4	—	3.5	—	V
Modulated Interbase Current	$I_{B2(mod)}$	$V_{B2B1} = 10\text{V}$ , $I_E = 50\text{mA}$	—	15	—	mA
Emitter Reverse Current	$I_{EB20}$	$V_{B2E} = 30\text{V}$ , $I_{B1} = 0$	—	0.005	12	$\mu\text{A}$
Peak Point Emitter Current	$I_p$	$V_{B2B1} = 25\text{V}$	—	1	5	$\mu\text{A}$
Valley Point Current	$I_v$	$V_{B2B1} = 20\text{V}$ , $R_{B2} = 100\text{ Ohms}$	4	6	—	mA
Base-One Peak Pulse Voltage	$V_{OB1}$		3	5	—	V

**Features:**


- low peak point current: 2 $\mu\text{A}$  (Max.)
- Low emitter reverse current: 200nA (Max.)
- Passivated surface for reliability and uniformity

**ABSOLUTE MAXIMUM RATINGS:** ( $T_A = 25^\circ\text{C}$  Unless otherwise specified)

- Power Dissipation (Note 1)  $P_D$ : 300 mW
- RMS Emitter Current  $I_{E(RMS)}$ : 50mA
- Peak Pulse Emitter Current (Note 2),  $I_E$ : 2 Amps
- Emitter Reverse Voltage  $V_{B2E}$ : 30 Volts
- Interbase Voltage  $V_{B2B1}$ : 35 Volts
- Operating Junction Temperature Range  $T_j$ :  $-65^\circ\text{C} \sim +125^\circ\text{C}$
- Storage Temperature Range  $T_{stg}$ :  $-65^\circ\text{C} \sim +150^\circ\text{C}$

**Notes:**

1. Derate 3mW/°C increase in ambient temperature. The total power dissipation (available power to Emitter and Base-Tow) must be limited by the external circuitry.
2. Capacitor discharge  $\sim 10\mu\text{F}$  or less, 30V or less.
3. Intrinsic standoff ration is defined by the equation:  $V_p = V_f / V_{B2B1}$   
Where:  $V_p$  = peak Point Emitter Voltage;  $V_{B2B1}$  = Interbase Voltage;  $V_f$  = Emitter to Base-One Junction Diode Drop ( $\sim 0.45\text{V}$  @ 10  $\mu\text{A}$ )
4. Use pulse techniques: Pulse Width  $\sim 300\mu\text{S}$ , Duty Cycle  $\leq 2\%$  to avoid internal heating due to interbase modulation which may result in erroneous readings.



Dimensions	A	B	C	D	G	H	J	K	M	N
Min.	5.31	4.52	4.32	0.41	2.54	0.91	0.71	12.7	45'	1.27
Max.	5.84	4.95	5.33	0.48		1.17	1.22			

**DISCLAIMER:**  
ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED HEREIN ARE BASED UPON INFORMATION AND/OR TESTS WE BELIEVE TO BE ACCURATE AND RELIABLE. SINCE CONDITIONS OF USE ARE BEYOND OUR CONTROL, THE USER SHALL DETERMINE THE SUITABILITY OF THE PRODUCT FOR THE INTENDED USE AND ASSUME ALL RISK AND LIABILITY WHATSOEVER IN CONNECTION THEREWITH.

**TOLERANCES:**

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE FOR REFERENCE PURPOSES ONLY.

<b>DRAWN BY:</b>	<b>DATE:</b>
HISHAM ODISH	9/5/02
<b>CHECKED BY:</b>	<b>DATE:</b>
JEFF MCVICKER	9/5/02
<b>APPROVED BY:</b>	<b>DATE:</b>
DANIEL CAREY	9/6/02

**DRAWING TITLE:**

Transistor, Unijunction, TO-18, PN

**SIZE DWG. NO.**

A 2N2646

**ELECTRONIC FILE**

35C0693.DWG

**REV**

A

**SCALE:** NTS

U.O.M.: Millimeters

**SHEET:** 1 OF 1