

ALL RIGHTS RESERVED. NO PORTION OF THIS PUBLICATION, WHETHER IN WHOLE OR IN PART CAN BE REPRODUCED WITHOUT THE EXPRESS WRITTEN CONSENT OF SPC TECHNOLOGY.

SPC-F005.DWG		

1262 A RELEASED HO 12/5/02 JWM 12/5/02 DJC 12/5			REVISIONS	DOC. NO. SPC-F005 * Effective: 7/8/02 * DCP No: 1398						
	DCP #	REV	DESCRIPTION	DRAWN	DATE	CHECKD	DATE	APPRVD	DATE	
1885 B UPDATED TO ROHS COMPLIANCE EO 02/03/06 HO 2/6/06 HO 2/6	1262	Α	RELEASED	но	12/5/02	JWM	12/5/02	DJC	12/5/02	
	1885	В	UPDATED TO ROHS COMPLIANCE	EO	02/03/06	НО	2/6/06	но	2/6/06	



Dimensions	A	В	С	D	E	F	G	Н	I	J	K
Min.	8.5	7.74	6.09	0.40	_	2.41	4.82	0.71	0.73	12.7	42*
Max.	9.39	8.5	6.6	0.53	0.88	2.66	5.33	0.86	1.02	_	48°

NPN 3. COLLECTOR В 2. BASE 1. EMITTER – G → 1. EMITTER 2. BASE 3. COLLECTOR

Absolute Maximum Ratings:

- collector-Emitter Voltage, V_{CEO} = 250 Collector-Base Voltage, V_{CBO} = 300V 250V

- Contentor-Base Voltage, V_{CBO} = 300V Emitter-Base Voltage, V_{CBO} = 7V Continuous Collector Current, I_c = 1A Base Current, I_B = 500mA Total Device Dissipation (T_A = +25°C, Note 1), P_D = 1W
- Derate above $25^{\circ}C = 5.7 \text{mW/}^{\circ}C$
- Total Device Dissipation ($T_C = +25^{\circ}C$, Note 1), $P_D = 5W$

TOLERANCES:

- Derate above 25°C = 28.6mW/°C Operating Junction Temperature Range, $T_J = -65$ °C $\sim +200$ °C Storage Temperature Range, $T_{stg} = -65$ °C $\sim +200$ °C Thermal Resistance, Junction-to-Case, $R_{thJC} = 35$ °C/W

- Thermal Resistance, Junction-to-Ambient, $R_{thJA} = 175^{\circ}C/W$

Description: A silicon NPN transistor in a TO-39 case intended for high voltage switching and linear amplifier applications.

Electrical Characteristics: $(T_A = +25^{\circ}C)$ unless otherwise specified)

	p Max	Unit
	•	
	_	٧
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	50	μA
Emitter Cutoff Current I_{EBO} $V_{EB} = 6V$, $I_{C} = 0$ $ -$ ON Characteristics (Note 1)	500	μA
ON Characteristics (Note 1)	20	μA
	20	μA
DC Current Gain h_{FF} I_{C} = 20mA, V_{CE} = 10V 40 -		
- - - - - - - - - -	160	
Collector-Emitter Saturation Voltage $V_{CE(sat)}$ I_{C} = 50mA, I_{B} = 4mA $ -$	0.5	V
Base-Emitter Saturation Voltage $V_{BE(sat)}$ I_{C} = 50mA, I_{B} = 4mA $ -$	1.3	٧
Small-Signal Characteristics		
Current Gain-Bandwidth Product f_T I_C = 10mA, V_{CE} = 10V, f = 5MHz 15 $-$	-	MHz
Output Capacitance C_{obo} $V_{CB} = 10$ V, $I_{E} = 0$, f = 1MHz $-$	10	pF
Input Capacitance C_{ibo} $V_{CB} = 5V$, $I_{C} = 0$, $f = 1MHz$ $-$	75	pF
Small-Signal Current Gain h_{fe} $I_{C} = 5$ mA, $V_{CE} = 10$ V, $f = 1$ kHz 25 $-$	_	
Real Part of Input Impedance $Re(h_{ie})$ $V_{CE} = 10V$, $I_{C} = 5mA$, $f = 1MHz$ $ -$	300	Ohm

Note 1:

Pulse Test: Pulse Width $</=300\mu s$, Duty Cycle </=2%. CAUTION: The sustaining voltage must not be measured on a curve traver.

DISCLAIMER: ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED HEREIN ARE BASED UPON INFORMATION AND/OR TESTS WE BELIEVE TO BE ACCURATE AND RELIABLE. SINCE CONDITIONS OF USE ARE BEYOND OUR CONTROL, THE USER SHALL DETERMINE THE SUITABILITY OF THE PRODUCT FOR THE INTENDED USE AND ASSUME ALL RISK AND LABILITY WHATSOEVER IN CONNECTION THEREWITH.

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE FOR REFERENCE PURPOSES ONLY.

DRAWN BY: DATE: HISHAM ODISH 12/5/02 CHECKED BY: DATE: JEFF MCVICKER 12/5/02 APPROVED BY: DATE: DANIEL CAREY 12/5/02 DRAWING TITLE: Transistor, Bipolar, TO-39, Silicon, NPN DWG. NO. ELECTRONIC FILE REV 2N3440 Α 35C0703.DWG В SCALE: NTS U.O.M.: Millimeters SHEET: