COMPLIANT



Vishay High Power Products

Passivated Assembled Circuit Elements, 40 A



PACE-PAK (D-19)

PRODUCT SUMMARY		
Io	40 A	

FEATURES

- · Glass passivated junctions for greater reliability
- · Electrically isolated base plate
- Available up to 1200 V_{RRM}/V_{DRM}
- High dynamic characteristics
- Wide choice of circuit configurations
- Simplified mechanical design and assembly
- UL E78996 approved
- Compliant to RoHS directive 2002/95/EC

DESCRIPTION

The P400 series of integrated power circuits consists of power thyristors and power diodes configured in a single package. With its isolating base plate, mechanical designs are greatly simplified giving advantages of cost reduction and reduced size.

Applications include power supplies, control circuits and battery chargers.

MAJOR RATINGS AND CHARACTERISTICS					
SYMBOL	CHARACTERISTICS	VALUES	UNITS		
Io	80 °C	40	А		
I _{TSM} ,	50 Hz	385	^		
I _{FSM}	60 Hz	400	A		
l ² t	50 Hz	745	A ² s		
1-1	60 Hz	680			
I²√t		7450	A²√s		
V _{RRM}	Range	400 to 1200	V		
V _{ISOL}		2500	V		
T _J		- 40 to 125	°C		
T _{Stg}		- 40 to 125	C		

ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS					
TYPE NUMBER	V _{RRM} /V _{DRM} , MAXIMUM REPETITIVE PEAK REVERSE AND PEAK OFF-STATE VOLTAGE V	V _{RSM} , MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V	I _{RRM} MAXIMUM AT T _J MAXIMUM mA		
P401, P421, P431	400	500			
P402, P422, P432	600	700			
P403, P423, P433	800	900	10		
P404, P424, P434	1000	1100			
P405, P425, P435	1200	1300			

Document Number: 93755 Revision: 05-Nov-09

P400 Series

Vishay High Power Products

Passivated Assembled Circuit Elements, 40 A



ON-STATE CONDUCTION						
PARAMETER	SYMBOL	TEST CONDITIONS			VALUES	UNITS
Maximum DC output current		Full bridge circuits		40	Α	
at case temperature	I _O	ruii briage	Circuits		80	°C
		t = 10 ms	No voltage		385	
Maximum peak, one-cycle non-repetitive on-state or	I _{TSM} ,	t = 8.3 ms	reapplied		400	А
forward current	I _{FSM}	t = 10 ms	100 % V _{RRM}		325	A
		t = 8.3 ms	reapplied	Sinusoidal half wave,	340	
		t = 10 ms	No voltage	initial $T_J = T_J$ maximum	745	A ² s
Marian and 124 for the size	124	t = 8.3 ms	reapplied		680	
Maximum I ² t for fusing	I ² t	t = 10 ms	100 % V _{RRM}		530	
		t = 8.3 ms	reapplied		480	
Maximum I ² √t for fusing	I²√t	$t=0.1$ ms to 10 ms, no voltage reapplied l^2t for time $tx=l^2\sqrt{t}\cdot\sqrt{t}x$		7450	A²√s	
Low level value of threshold voltage	V _{T(TO)1}	(16.7 % x π x $I_{T(AV)}$ < I < π x $I_{T(AV)}$), T_J = T_J maximum		0.83	V	
High level value of threshold voltage	V _{T(TO)2}	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$		1.03	V	
Low level value of on-state slope resistance	r _{t1}	(16.7 % x π x $I_{T(AV)}$ < I < π x $I_{T(AV)}$), $T_J = T_J$ maximum		9.61	0	
High level value of on-state slope resistance	r _{t2}	$(I > \pi \times I_{T(A)})$	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$		7.01	mΩ
Maximum on-state voltage drop	V_{TM}	$I_{TM} = \pi \times I_{T(AV)}$		4.4	V	
Maximum forward voltage drop	V_{FM}	$I_{FM} = \pi \times I_{F(AV)}$ $T_{J} = 25 \text{ °C}$		1.4	V	
Maximum non-repetitive rate of rise of turned-on current	dl/dt	$T_J = 125 ^{\circ}\text{C}$ from 0.67 V_{DRM} $I_{TM} = \pi x I_{T(AV)}, I_g = 500 \text{mA}, t_r < 0.5 \mu \text{s}, t_p > 6 \mu \text{s}$		200	A/μs	
Maximum holding current	I _H			130	mΛ	
Maximum latching current	ΙL	T _J = 25 °C anode supply = 6 V, resistive load		250	mA	

BLOCKING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum critical rate of rise of off-state voltage	dV/dt	T _J = 125 °C, exponential to 0.67 V _{DRM} gate open	200	V/µs
Maximum peak reverse and off-state leakage current at V _{RRM} , V _{DRM}	I _{RRM} , I _{DRM}	T _J = 125 °C, gate open circuit	10	mA
Maximum peak reverse leakage current	I _{RRM}	T _J = 25 °C	100	μΑ
RMS isolation voltage	V _{ISOL}	50 Hz, circuit to base, all terminals shorted, $T_J = 25 ^{\circ}\text{C}$, $t = 1 \text{s}$	2500	V



Passivated Assembled Vishay High Power Products Circuit Elements, 40 A

TRIGGERING					
PARAMETER	SYMBOL	TEST CO	NDITIONS	VALUES	UNITS
Maximum peak gate power	P _{GM}			8	W
Maximum average gate power	P _{G(AV)}			2] vv
Maximum peak gate current	I _{GM}			2	Α
Maximum peak negative gate voltage	-V _{GM}			10	V
Maximum gate voltage required to trigger	V _{GT}	T _J = - 40 °C	Anode supply =	3	
		T _J = 25 °C		2	V
		T _J = 125 °C		1	1
		T _J = - 40 °C	6 V resistive load	90	
Maximum gate current required to trigger	I _{GT}	T _J = 25 °C		60	mA
		T _J = 125 °C		35	
Maximum gate voltage that will not trigger	V_{GD}	$T_J = 125 ^{\circ}\text{C}$, rated V_{DRM} applied 0.2		0.2	V
Maximum gate current that will not trigger	I_{GD}			mA	

THERMAL AND MECHANICAL SPECIFICATIONS				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum junction operating and storage temperature range	T _J , T _{Stg}		- 40 to 125	°C
Maximum thermal resistance, junction to case per junction	R _{thJC}	DC operation	1.05	K/W
Maximum thermal resistance, case to heatsink	R _{thCS}	Mounting surface, smooth and greased	0.10	r, vv
Mounting torque, base to heatsink (1)			4	Nm
Approximate weight			58	g
Approximate weight			2.0	OZ.

Note

⁽¹⁾ A mounting compund is recommended and the torque should be checked after a period of 3 hours to allow for the spread of the compound

CIRCUIT TYPE AND CODING (1)						
	CIRCUIT "0"	CIRCUIT "2"	CIRCUIT "3"			
Terminal positions	AC1 G1 - AC2 G2 +	AC1 G1 - AC2 G2 +	AC2 G2 - G1 G4 - AC1 G3 +			
Schematic diagram	AC20 G2 (+)	G1 9 9 G2 AC20 AC10 (-) (+)	G3 o G1 AC1 AC2 G4 G2 (+)			
	Single phase hybrid bridge common cathode	Single phase hybrid bridge doubler	Single phase all SCR bridge			
Basic series	P40.	P42.	P43.			
With voltage suppression	P40.K	P42.K	P43.K			
With freewheeling diode	P40.W	-	-			
With both voltage suppression and freewheeling diode	P40.KW	-	-			

Note


Document Number: 93755 Revision: 05-Nov-09

 $^{^{(1)}}$ To complete code refer to Voltage Ratings table, i.e.: For 600 V P40.W complete code is P402W

Vishay High Power Products

Passivated Assembled Circuit Elements, 40 A








Fig. 1 - Current Ratings Nomogram (1 Module Per Heatsink)




Fig. 2 - On-State Power Loss Characteristics




Fig. 3 - On-State Power Loss Characteristics




Fig. 4 - Current Ratings Characteristics




Fig. 5 - On-State Voltage Drop Characteristics



Passivated Assembled Vishay High Power Products Circuit Elements, 40 A




Fig. 6 - Maximum Non-Repetitive Surge Current




Fig. 7 - Maximum Non-Repetitive Surge Current




Fig. 8 - Thermal Impedance Z_{thJC} Characteristics




Fig. 9 - Gate Characteristics

LINKS TO RELATED DOCUMENTS				
Dimensions	www.vishay.com/doc?95335			

Document Number: 93755 Revision: 05-Nov-09





Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com