FM6124

Event Data Recorder with F-RAM



OVERVIEW

The FM6124 is an Event Data Recorder with F-RAM memory that provides an integrated solution for digital events monitoring. Like PLC devices, the FM6124 provides simple device settings and data retrieval allowing easy system integration to short design-in cycle.

Access to the device is performed through an I²C interface able to sustain communication speed up to 100kbps. The I²C interface also provides the ability to place the FM6124 away from the host system and closer to the equipment and/or sensors it is intended to monitor. It also allows multiple devices to share the same I²C bus.

The FM6124 features 12 digital inputs that can be individually configured to trigger event recording on either a rising or a falling edge. An on-chip Real Time Clock (RTC) with calendar provides a timestamp for each event recorded and can also be used as system clock and calendar. The event timestamp resolution is one second.

The on-chip 32KBytes F-RAM memory provides nonvolatile storage for event recording and a portion of it can also be used for nonvolatile User Data storage. Access to the User Data is performed like any other I*C memory device. Up to 32KB F-RAM can be reserved for Events recording. F-RAM can be treated as RAM and reads/writes at the speed of the I*C bus. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies.


Recorded events consist of 8 bytes. One byte defines the event code and the 7 remaining bytes contain timestamp data. The events are recorded in a circular buffer fashion and they are retrieved through I²C accessible registers.

The FM6124 can capture and record up to 10K Events every second if no I²C communication in taking place on the I²C bus. In that case, the Events must last 15µs. During I²C transactions, the device can still capture and record up to 5K Events per second having a minimum duration of 25µs.

Other features of the FM6124 include a 16-bit battery backed-up event counter, an early power fail monitoring input, and a user programmable 64-bit serial number.

The FM6124 is powered by a 3.0 to 3.6V supply, can function over the industrial temperature range, and is available in a QFP-44 package.

QFP-44 PRELIMINARY PACKAGE PINOUT



FEATURES

Event Monitoring Features

- Continuously Monitor Input State Change
- 12 Digital Events Inputs Pins
- Configurable Events Trigger on Rising/Falling Edge
- Up to 10K Events per second Capture/Record rate
- Event duration can be as short as 15μS
- RTC Timestamp for each Recorded Event
- I²C Interface for Configuration and Data Read/Write
- Configurable F-RAM Segment Size for Event Recording

High Integration Device Replaces Multiple Parts

- Serial Nonvolatile Memory
- Real-time Clock (RTC) with Alarm
- Low V_{DD} Detection Drives Reset
- Watchdog Window Timer
- Early Power-Fail Warning/NMI
- 16-bit Nonvolatile Event Counter
- Serial Number with Write-lock for Security

Ferroelectric Nonvolatile RAM

- Configurable Size (Up to 24KB) F-RAM for User Data
- Dedicated I²C ID for User F-RAM
- Unlimited Read/Write Endurance
- 10 year Data Retention
- NoDelayTM Writes

Real-time Clock/Calendar

- Backup Current under 1 μA
- Seconds through Centuries in BCD format
- Tracks Leap Years through 2099
- Uses Standard 32.768 kHz Crystal
- Software Calibration
- Supports Battery or Capacitor Backup

Processor Companion

- Active-low Reset Output for V_{DD} and Watchdog
- Programmable Low-V_{DD} Reset Thresholds
- Manual Reset Filtered and Debounced
- Programmable Watchdog Window Timer
- Nonvolatile Event Counter
- Comparator for Power-Fail Interrupt or Other Use
- 64-bit Programmable Serial Number with Lock

Easy to Use Configurations

- Operates from 3.0 to 3.6V
- QFP-44 10x10mm "Green"/RoHS Package
- Industrial Temperature Range -40°C to +85°C

APPLICATIONS

- o Activity Monitoring
- o Industrial Automation Event Recording
- o Environmental Monitoring
- o Vehicle & Pedestrian Traffic Counting
- o Equipment Use monitoring
- Maintenance scheduling

This is a product that has fixed target specifications but are subject to change pending characterization results.


Rev. 4.0 (EOL) July 2010 Ramtron International Corporation 1850 Ramtron Drive, Colorado Springs, CO 80921 (800) 545-FRAM, (719) 481-7000

http://www.ramtron.com

PIN DESCRIPTION

| Pin | Name | I/O | Function |
|----------|----------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | VSS | VSS | Ground |
| 2 | ACS | О | Alarm/Calibration/SquareWave: This is an open-drain output that requires an external pull-up resistor. In normal operation, this pin acts as the active-low alarm output. In Calibration mode, a 512 Hz square-wave is driven out. In SquareWave mode, the user may select a frequency of 1, 512, 4096, or 32768 Hz to be used as a continuous output. The SquareWave mode is entered by clearing the AL/SW and CAL bits in register 18h. |
| 3 | CNT | I | Event Counter Input: This input increments the counter when an edge is detected on this pin. The polarity is programmable and the counter value is nonvolatile or battery-backed, depending on the mode. This pin should be tied to ground if unused. |
| 4 | INT | О | Active Low output that can be configured to generate a low level when: -Event buffer is full -Activity on event input |
| 5 | RESET | I | Device Reset Input. This active-low input clears all volatile registers. Leave unconnected if not used, pin has internal pull-up. |
| 6 | IN4 | | Event Input Pin 4 |
| 7 | IN5 | | Event Input Pin 5 |
| 8 | IN6 | | Event Input Pin 6 |
| 9 | IN7 | | Event Input Pin 7 |
| 10 | SCL | | Serial Clock: The serial clock input for the two-wire interface. Data is clocked out of the device on the SCL falling edge, and clocked in on the SCL rising edge. A pull-up resistor is required. |
| 11 | SDA | | Serial Data/Address: This is a bi-directional pin used to shift serial data and addresses for the two-wire interface. It employs an open-drain output and is intended to be wire-OR'd with other devices on the two-wire bus. A pull-up resistor is required. |
| 12 | VSS | VSS | Ground |
| 13 | VDD | Supply | Supply voltage |
| 14 | IN8 | I | Event Input Pin 8 |
| 15 | IN9 | I | Event Input Pin 9 |
| 16 | IN10 | I | Event Input Pin 10 |
| 17 | IN11 | I | Event Input Pin 11 |
| 18 19 | A0 A1 | I | Address 1-0: These pins are used to select one of up to 4 devices of the same type on the same two-wire bus. To select the device, the address value on the three pins must match the corresponding bits contained in the device address. |
| 20-24 | NC | NC | Leave these pins unconnected |
| 25 | VDD | Supply | Supply voltage |
| 26, 27 | NC | NC | Leave these pins unconnected |
| 28 | IN3 | I | Event Input Pin 3 |
| 29 | IN2 | I | Event Input Pin 2 |
| 30 | IN1 | I | Event Input Pin 1 |
| 31 | IN0 | I | Event Input Pin 0 |
| 32 | X1 | 1 | 32.768 kHz crystal connection. When using an external oscillator, apply the clock to X1 and a DC mid-level to X2 (see Crystal Type section for suggestions). |
| 33 | X2 | | 32.768 kHz crystal connection |
| 34 | VSS | | Ground |
| 35 | RSTB | NC | Reset Out: This active-low output is open drain with weak pull-up. It is also an input when used as a manual reset. This pin should be left floating if unused. |
| 36 | PFO | | Early Power-fail Output: This pin is the early power-fail output and is typically used to drive a microcontroller NMI pin. PFO drives low when the PFI voltage is <1.5V. |
| 37 | PFI | | Early Power-fail Input: Typically connected to an unregulated power supply to detect an early power failure. This pin must be tied to ground if unused. |
| 38 | VBAK | | Backup supply voltage: A 3V battery or a large value capacitor. If no backup supply is used, this pin should be tied to VSS and the VBC bit should be cleared. |
| 39 | VDD | Supply | Supply voltage |
| 40-44 | NC | NC | Leave these pins unconnected |

QFP-44 PACKAGE PINOUT



Rev. 1.1 Dec. 2007



FUNCTIONAL BLOCKS

The functional block diagram of the FM6124 is represented in the figure below. The FM6124 combines the following:

- 12 input pins individually configurable for Event recording
- Event Buffer memory for event storage implemented as F-RAM
- User accessible F-RAM memory
- User Accessible Real time clock (RTC) with alarm
- MCU companion features such as Event counter, Watchdog Timer, Power Fails Input/Output and programmable serial number
- I²C communication interface supporting two device IDs: one for User-F-RAM (0xA0) and one for Event Recorder/MCU Companion (0xD0)




FIGURE 1. FM6124 BLOCK DIAGRAM

Two-wire (I²C) Interface

The FM6124 employs an industry standard two-wire (1^2C) bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually and appear to the system software to be two separate products. One is the nonvolatile F-RAM memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is Event Data Recorder and Companion which has a different Slave Address (Slave ID = 1101b).

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM6124 is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states.




FIGURE 2. I²C Bus Conditions and Terminology

Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM6124 for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

Stop Condition

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high.

Acknowledge

The Acknowledge (ACK) takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM6124 will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM6124 to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

Rev. 1.1 Dec. 2007



Slave Address

The first byte that the FM6124 expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM6124 has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM6124 is the Event Recorder configuration and data access, the real-time clock and MCU companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.




FIGURE 3. SLAVE ADDRESS - MEMORY




FIGURE 4. SLAVE ADDRESS - EDR/COMPANION

Addressing Overview - Memory

After the FM6124 acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes.

The first is the MSB (upper byte). Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly

written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM6124 increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Addressing Overview - EDR, RTC & Companion

The Event Recorder, RTC, and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 33h corresponds to special function registers. Attempting to load addresses above 33h is an illegal condition; the FM6124 will return a NACK and abort the 2-wire transaction.

Data Transfer

After the address information has been transmitted, data transfer between the bus master and the FM6124 begins. For a read, the FM6124 will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM6124 will transfer the next byte. If the ACK is not sent, the FM6124 will end the read operation. For a write operation, the FM6124 will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Write Operation

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8th data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using a Start or Stop condition prior to the 8th data bit. The figures that follow illustrate a single- and multiple-writes to memory.




FIGURE 5. SINGLE BYTE MEMORY WRITE




FIGURE 6. MULTIPLE BYTE MEMORY WRITE

Memory Read Operation

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM6124 uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM6124 uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM6124 will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented

Each time the bus master acknowledges a byte, this indicates that the FM6124 should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM6124 attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9th clock cycle and a Stop in the 10th clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the 9th clock cycle and a Start in the 10th.
- 3. The bus master issues a Stop in the 9th clock cycle
- 4. The bus master issues a Start in the 9th clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle. The figures below show the proper operation for current address reads.

Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

Rev. 1.1 Dec. 2007



To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM6124 acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

RTC/Companion Write Operation

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 10 illustrates a single byte write to this device.

RTC/Companion Read Operation

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus

master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM6124 will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM6124 contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




FIGURE 7. CURRENT ADDRESS MEMORY READ




FIGURE 8. SEQUENTIAL MEMORY READ



FIGURE 9. SELECTIVE (RANDOM) MEMORY READ




FIGURE 10. BYTE REGISTER WRITE

Delay When Switching from EDR/Companion ID to User F-RAM ID

When switching from FM6124 EDR/Companion ID to the User F-RAM ID, there will be a delay of $\sim 100 \mu s$ during which the FM6124 may not acknowledge to I²C ID sent to it. This delay is required for the internal logic of the FM6124 to perform the switchover from one ID to another.

If the host attempts to initiate a transaction to the FM6124 with a different slave address within this

100µs period, it is recommended that the host initiate a read command to the FM6124 with the ID projected to be used with the R/W bit set to 1 and then send a STOP if the FM6124 fails to respond.

At 100 kHz I²C communication speed a 100µS delay correspond to approximately one I²C read command. This means that if the FM6124 fails to respond to the first read operation, it will respond on the second one.



Register Map

The FM6124 Event Recorder, RTC, and processor companion functions are accessed via 51 special function registers, which are mapped to unique commands. The interface protocol is described in details in the following pages. The registers contain timekeeping data, alarm settings, control bits, and information flags. A description of each register follows the summary table.

TABLE 1. FM6124 REGISTER MAP OVERVIEW

| Address | | | | | Data | | | | Function | Туре |
|---------|----------------------|----------|------------|-------------|-------------------|------------------|-----------------|----------------|----------------------------|------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| 0x33 | | 10 Ye | ars | | | Ye | ear | | Event BCD Year | RO |
| 0x32 | | 10 Mo | nths | | | Mo | onth | | Event BCD Month | RO |
| 0x31 | | 10 D | ate | | | Da | ate | | Event BCD Date | RO |
| 0x30 | | | | Da | y of week | | | | Event BCD Day of Week | RO |
| 0x2F | | 10 Hc | ours | | | Но | urs | | Event BCD Hours | RO |
| 0x2E | | 10 Mir | iutes | | | Min | utes | | Event BCD Minutes | RO |
| 0x2D | | 10 Sec | onds | | | Sec | onds | | Event BCD Seconds | RO |
| 0x2C | | | | Ev | ent Code | | | | Event Code | RO |
| 0x2B | | | Nin | mber of Un | read Events 1 | Recorded | | | Unread Events Counter MSB | RO |
| 0x2A | | | INU | inoci oi on | read Events | recorded | | | Unread Events Counter LSB | RO |
| 0x29 | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 | Pin Pass-through B | RO |
| 0x28 | | Reser | | | Р3 | P2 | P1 | P0 | Pin Pass-through A | RO |
| 0x27 | | | Re | served | | | NBEV | SNAP | Pin State-#Events snapshot | WO |
| 0x26 | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 | Pin Event Enable B | R/W |
| 0x25 | | Reser | ved | | Р3 | P2 | P1 | P0 | Pin Event Enable A | R/W |
| 0x24 | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 | Pin Event Rise/Fall B | R/W |
| 0x23 | | Reser | ved | | Р3 | P2 | P1 | P0 | Pin Event Rise/Fall A | R/W |
| 0x22 | P11 | P10 | P9 | P8 | P7 | P6 | P6 P5 P4 | | Pin Event Interrupt B | R/W |
| 0x21 | CLEAR | BF | B75F | BHF | BHF P3 P2 P | | P1 | P0 | Pin Event Interrupt A | R/W |
| 0x20 | EBUFS | IZE[1:0] | ERR | DIR | | EDRC | MD[3:0] | 10 | Event Recorder Control | R/W |
| 0x1D | ~M | 0 | 0 | 10 mo | | Mo | onth | | Alarm BCD Month | R/W |
| 0x1C | ~M | 0 | 10 | date | | Da | ate | | Alarm BCD Date | R/W |
| 0x1B | ~M | 0 | 101 | hours | | Но | urs | | Alarm BCD Hours | R/W |
| 0x1A | ~M | | 10 minutes | 3 | | Min | utes | | Alarm BCD Minutes | R/W |
| 0x19 | ~M | | 0 second | S | | Sec | onds | T | Alarm BCD Seconds | R/W |
| 0x18 | SNL | AL/SW | F1 | F0 | VBC | FC | VTP1 | VTP0 | Companion Control | R/W |
| 0x17 | | | | Serial N | Number Byte | 7 | | | Serial number 7 | R/W |
| 0x16 | | | | Serial N | Number Byte | 6 | | | Serial number 6 | R/W |
| 0x15 | | | | Serial N | Number Byte | 5 | | | Serial number 5 | R/W |
| 0x14 | | | | Serial N | Number Byte | 4 | | | Serial number 4 | R/W |
| 0x13 | | | | Serial N | Number Byte | 3 | | | Serial number 3 | R/W |
| 0x12 | | | | Serial N | Number Byte | 2 | | | Serial number 2 | R/W |
| 0x11 | Serial Number Byte 1 | | | | | | Serial number 1 | R/W | | |
| 0x10 | Serial Number Byte 0 | | | | | | Serial number 0 | R/W | | |
| 0x0F | | | | 16-bit "CN" | Γ Pin" Edge Count | | | Edge Count MSB | RO | |
| 0x0E | | | | | | I iii Lage Count | | | Edge Count LSB | RO |
| 0x0D | NVC | - | - | - | RC | WC | POLL | CP | Edge Count Control | R/W |
| 0x0C | WDE | - | - | WDET4 | WDET3 | WDET2 | WDET1 | WDET0 | Watchdog flags | R/W |
| 0x0B | - | - | - | WDST4 | WDST3 | WDST2 | WDST1 | WDST0 | Watchdog flags | R/W |
| 0x0A | - | - | - | - | WR3 | WR2 | WR1 | WR0 | Watchdog Restart | R/W |



| 0x09 | EWDF | LWDF | POR | LB | - | - | - | | Watchdog flags | R/W |
|------|------------|------|-------|---------|----------|------|------|-------------|-----------------|-----|
| 0x08 | 10 year | | | Year | | | | BCD Year | R/W | |
| 0x07 | | 10 n | nonth | | Month | | | | BCD Month | R/W |
| 0x06 | 10 date | | | | Date | | | BCD Date | R/W | |
| 0x05 | Day | | | | of week | | | | BCD Day of Week | R/W |
| 0x04 | 10 hours | | | Hours | | | | BCD Hours | R/W | |
| 0x03 | 10 minutes | | | | Minutes | | | | BCD Minutes | R/W |
| 0x02 | 10 seconds | | | Seconds | | | | BCD Seconds | R/W | |
| 0x01 | | | CALS | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | CAL Control | R/W |
| 0x00 | ~OSCEN | AF | CF | AEN | reserved | CAL | W | R | RTC Control | R/W |

| Battery-backed = | Nonvolatile = \square | BB/NV User Programmable = | |
|------------------|-------------------------|---------------------------|--|
| | | | |

Note: When the device is first powered up and programmed, all timekeeping registers must be written because the battery-backed register values cannot be guaranteed. The table below shows the default values of the nonvolatile registers and some of the battery-backed bits. All other register values should be treated as unknown.

Default Register Values

| Default Register values | | | | | |
|-------------------------|-----------|--|--|--|--|
| Address | Hex Value | | | | |
| 33h | 0x00 | | | | |
| 32h | 0x00 | | | | |
| 31h | 0x00 | | | | |
| 30h | 0x00 | | | | |
| 2Fh | 0x00 | | | | |
| 2Eh | 0x00 | | | | |
| 2Dh | 0x00 | | | | |
| 2Ch | 0x00 | | | | |
| 2Bh | 0x00 | | | | |
| 2Ah | 0x00 | | | | |
| 29h | 0x00 | | | | |
| 28h | 0x00 | | | | |
| 27h | 0x00 | | | | |
| 26h | 0x00 | | | | |
| 25h | 0x00 | | | | |
| 24h | 0x00 | | | | |
| 23h | 0x00 | | | | |
| 22h | 0x00 | | | | |
| 21h | 0x00 | | | | |
| 20h | 0x00 | | | | |
| 1Eh-1Fh | undefined | | | | |

| Address | Hex Value |
|---------|---------------|
| 1Dh | 0x81 |
| 1Ch | 0x81 |
| 1Bh | 0x80 |
| 1Ah | 0x80 |
| 19h | 0 x 80 |
| 18h | 0x40 |
| 17h | 0x00 |
| 16h | 0x00 |
| 15h | 0x00 |
| 14h | 0x00 |
| 13h | 0x00 |
| 12h | 0x00 |
| 11h | 0x00 |
| 10h | 0x00 |
| 0Fh | 0x00 |
| 0Eh | 0x00 |
| 0Dh | 0x01 |
| 0Ch | 0x00 |
| 0Bh | 0x00 |
| 01h | 0x00 |
| 00h | 0x80 |



Event Recorder with Timestamp

The main feature of the FM6124 is its event recording capability. The FM6124 can monitor events occurring on each of its 12 digital input pins. When an event occurs the Event is recorded into the Event Buffer F-RAM memory along with current the timestamp. The recorded event data is retrieved through I²C mapped registers.

The FM6124 is a highly integrated part able to operate in standalone mode and requiring a few external components to operate.

Dedicated F-RAM for Event Recording

Based on profiles set by the user, Events are recorded in nonvolatile F-RAM memory. Each event is timestamped automatically. A programmable amount of nonvolatile storage is available to record events (25%, 50%, 75% or 100%). Event recording is triggered by pin state changes. Events will be recorded in a circular buffer unless emptied by the host.

A host processor can download the Event log at any time via the I²C interface. In addition the various resources such as the input pins and the RTC can be read directly through the serial interface.

Event Definition

An Event is defined as either a rising or a falling transition occurring on any given input pin. Each one of the input pin can be individually configured to react on a rising edge or a falling edge.

Two registers located at addresses 0x23 and 0x24 allow one to individually configure each one of the FM6124 Input pin to trigger an event recording on either a Low to High or a High to Low transition

- Setting the corresponding bit to 1 will trigger an Event recording on a Low to High transition
- Setting the corresponding bit to 0 will trigger an Event recording on a High to Low transition




FIGURE 11. EVENT TYPE SUPPORTED

Simultaneous transitions on distinct input pins configured to react to these transitions will be considered as distinct events and they will be recorded as such.




FIGURE 12. EVENT DETECTION AND STORAGE INTO F-RAM

The recording order of simultaneous events will be related to the input numbering. For example, if events occur simultaneously on IN0, IN1, IN7 and IN10, the first event recorded will be the one occurring on IN0 followed by the one on IN1 then IN7 and IN10.

When simultaneous events occur, it is possible that the timestamp recorded varies by 1 second.

Event Timestamp Content

Each time an event is recorded, the following parameters are saved in the nonvolatile Event buffer:




FIGURE 13. EVENT TIMESTAMP CONTENT



Event Memory/User F-RAM Memory Size Configuration

The FM6124 contains a total of 32KBytes (256Kb) of F-RAM memory on chip. The F-RAM memory can be configured to serve for both Event Recording and for User Data saving. The portion of the memory reserved for User Data is defined through register and occupies the lower portion of the address range.

The upper portion of the F-RAM addresses is used to store Event type and timestamp information. The data associated with Event is accessible only through I²C Mapped registers.

The boundary between User FRAM and Event Recording FRAM is adjusted through configuration register in the Event recording portion of the device. The memory boundary can be changed at any time, however each time it is changed the entire F-RAM memory (Event Recording/ User Data) will be erased.

The portion of the F-RAM defined as User Memory Data memory use consistent two-byte addressing for the memory device rendering it code compatible to the standalone memory counterparts, such as the FM24xx but with the ability to be configured up to 24KB in size.

Up to 4000 events can be saved in the FM6124 Event buffer F-RAM memory. A percentage of the F-RAM can also be configured as User F-RAM that is accessed like standard I²C based F-RAM and using a dedicated I²C device ID for User F-RAM access.

The EBUFSIZE[1:0] portion of the Event Data Recorder control register (address 0x20) defines the portion of memory reserved for Event recording and User F-RAM size as shown in the table below:

| EBUFSIZE[1:0] | Max number of Events | User F-RAM size |
|---------------|----------------------|-----------------|
| 00 | 4000 | 0 |
| 01 | 3000 | 64 Kb |
| 10 | 2000 | 128 Kb |
| 11 | 1000 | 192 Kb |

When the entire F-RAM memory is reserved for Event recording, there will be no User F-RAM available and the FM6124 will stop acknowledging on any I²C transactions initiated with F-RAM / EEPROM device ID.

This allows one to share the I²C bus between up to four FM6124 and up to eight I²C based memory devices.

Event Buffer Architecture

The structure of the Event Buffer memory is analogue to a Circular buffer: Initially the Event data will be stored from a base address that we will call FP, for First pointer and up to the maximum number of Event that the FM6124 have been configured to hold. We will call this address Nmax.

Initially the FP pointer is likely to be at lowest possible F-RAM address. However, when the event buffer is full the address of the FP pointer will be incremented for each new event recorded.




FIGURE 14. EVENT BUFFER OVERVIEW

Event Buffer Pointers

The management of Event recording and retrieval is handled using nonvolatile F-RAM based virtual pointers.

The addresses where these pointers point to are not directly accessible through the I²C interface however the FM6124 provides commands to control the way those pointers behave.

Four Pointers are defined:

FP: First pointer
RP: Read Pointer
SP: Stream Pointer
WP: Write pointer

First pointer

The FP pointer is the reference pointer which is fixed for a given Event recorder configuration.

The first pointer actually indicates the position of oldest event recorded and it is used as a reference. The movements of the RP and WP pointers are referenced to the FP pointer.

Each time the FM6124 configuration is changed through EBUFSIZE[1:0] register, the position of FP will be reset to the lowest F-RAM address and it will not move until the Event buffer is filled.

When the number of event recorded exceeds the buffer capacity, the FP pointer address will be incremented each



time a new event is recorded in order to point to the oldest event.

Write pointer

The Write pointer is used by the Event recorder to indicate where the next Event will be recorded in the event buffer.

The WP pointer can only move in one direction: up from the FP address. For this reason the Event storing can be seen as a stack: more recent events being stored on top of older ones.

Eventually the WP pointer can roll over the maximum address. When this situation occurs the FP pointer will be incremented for each new event recorded. In applications where the EDR is placed close to the Host processor it is possible to configure the Event recorder to activate the INT output for the following situations:

- Buffer Full
- Buffer full at 75%
- Buffer full at 50%

This is done by setting the BF, B75F, B50F bit respectively in the PINEVENTA register

For situations where the FM6124 is remote from the host processor, it is always possible for the host processor to retrieve the number of event present in the event buffer by reading the Event buffer counter 16-bit register.

Read Pointer

The read pointer RP points to the next event to be read. This pointer is used to load the next (or previous) event data into the Event data read back registers (addresses 0x2C to 0x33) whenever the GET command (EDRCMD[3:0] = 0001 is sent to the FM6124.

Contrary to WP, the Read pointer can be configured to move from older to newer events but also from newer event toward older ones.

The direction of the RP pointer depends on:

- The amount of events stored into the Event memory buffer
- The value of the READDIR bit

When the READDIR bit is cleared, the RP will fetch event from FP toward WP. However RP cannot move farther than WP-1. In situation where FP has reached WP-1 any attempt to read extra events will make the Event data recorder to fill the Event data read back registers with 0xFF, set the ERR bit of the Event Data recorder configuration register and the RP address will not be incremented.

When the READDIR bit is set and the GET command is initiated, the RP will fetch the data associated with the next

events toward FP and place its content into the Event Data Read back registers. This provided that the RP pointer is "away" and up from FP address.

In the case where the GET command is sent to the Event Recorder while the RP = FP, if there is one event recorded at FP position its content will be placed in the Event Data register.

However if from that point a second attempt is made to read Event Data, the Event Data Recorder will fill the Event data readback registers with 0xFF, set the ERR bit of the Event Data recorder configuration register and the RP address will not be incremented (decremented).

Stream Pointer

The stream pointer is a dedicated read pointer that is used for event reading in stream operations. From a functional point of view the SP pointer is independent of the RP.

However, like the RP pointer, the direction into which the SP pointer will mode, depend on configuration of the DIR bit of the Event Buffer Control register: When the DIR bit is configured as 0, the SP pointer will mode from oldest event toward newer event. In the situation where the DIR bit is set to 1, the SP pointer moves from newer events towards older ones.

The value of SP is initialized at the moment the STREAM command (EDRCMD[3:0] = 0011 is initiated.

The SP pointer is used to automatically load the next event data into the Event data read back registers (addresses 0x2C to 0x33) after the last register (0x33) of the previous event content is read and the STREAM Event data recorder command is maintained.

As other pointers, the SP pointer address is not accessible to the user.



Retrieving the Number of Unread Events

The FM6124 features a 16-bit register that indicate the number of unread event present in the Event Buffer memory. This 16-bit number actually corresponds to the number of events between WP and RP pointers. It is accessible through I²C registers addresses 0x2A and 0x2B.

Before accessing the Unread Event counter, the host processor must latch a internal registers content into the 16-bit register.

This is performed by writing 0x02 into the Pin/Event Snapshot register.

Event buffer initial condition

Every time the FM6124 Event Buffer memory size configuration is changed, by Event Buffer Memory will be reinitialized the events records that may still be present into the F-RAM will be erased. This re-initialization process takes ~100µs and during that time no events will be recorded and I²C communication should be stopped. After initialization, the RP, WP, and FP pointers will all be pointing at the base memory address as shown in the diagram below.




FIGURE 15. INITIAL CONDITION OF EVENT BUFFER

The following example demonstrates the state of the pointers after 3 events have been captured and stored in F-RAM based Event buffer; the pointers will be positioned as shown in the figure below:




FIGURE 16. INTERNAL POINTERS AFTER 3 EVENTS

The FP, WP, and RP pointers will be set as follow:

- WP will point to the next free position
- RP point to the next Event to be read
- FP is fix

Each time a new Event is recorded the WP address is incremented. When WP increments beyond the Nmax position, it will roll-over to FP and so on. If FP reached WP, an error condition will occur.

As mentioned earlier, after a number of events have been recorded and a number of events have been read, the RP pointer will be away from FP and the WP pointer. In that situation the Event data recorder makes possible to retrieve either newer or older events by configuring the DIR bit accordingly. The following diagram illustrates the impact on the DIR register on the RP operation.




FIGURE 17. RP POINTER DIRECTION



EDR COMMAND SET

The FM6124 responds to commands written to address 0x20, through the I²C serial port. There are nine unique commands, eight of which are used to retrieve event data, the remaining one is used to set the partition between User Memory and Event Memory. The commands and their effect are listed below.

| Table of Comm | ands | | |
|--------------------------|-------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Command | EDRCMD[0:3] | DIR | EFFECT |
| SET DIR | 0000 | 0 | set direction dirrection to increment |
| SETUIK | 0000 | 1 | set pointer dirrection to decrement |
| GET | 0001 | 0 | IF RP ≠ WP THEN read_buffer = event_buffer[RP] increment RP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF] ERR = 0x01 |
| | | 1 | <pre>IF RP ≠ FP THEN read_buffer = event_buffer[RP] decrement RP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF] ERR = 0x01</pre> |
| GET KEEP | 0010 | Х | read_buffer = event_buffer[RP] |
| STREAMING GET | 0011 | 0 | IF RP ≠ WP THEN read_buffer = event_buffer[SP] increment RP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF] ERR = 1 ENDIF SP = RP IF RP ≠ FP THEN |
| GET | | 1 | read_buffer = event_buffer[SP] decrement RP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF] ERR = 1 ENDIF SP = RP |
| STREAMING GET KEEP | 0100 | 0 | IF SP # WP THEN read_buffer = event_buffer[SP] increment SP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF,FF] ERR = 0x01 IF SP # FP THEN read_buffer = event_buffer[SP] decrement SP ELSE read_buffer = [FF,FF,FF,FF,FF,FF,FF,FF,FF] |
| | | | ERR = 0x01 |
| SKIP | 0101 | 0 | IF (WP - RP) > 1 THEN increment RP IF RP > FP THEN |
| | | 1 | decrement RP |
| FIRST | 0110 | Х | RP = FP |
| LAST | 0111 | Х | RP = WP - 1 |
| SET EVENT BUFFER SIZE | 1000 | х | IF COMMAND[7:6] # EBUFSIZE[1:0] THEN SP = RP = FP = WP = 0x00 event_buffer = [00,00,00,,00,00,00] |
| DESERVES | 1001 | | No Action |
| RESERVED | to 1111 | Х | No Action |

Each command is an eight bit assemblage of lesser registers EBUFSIZE[1:0], ERR, DIR & EDRCMD[3:0] The sequence of concatenation is shown in the table below.

| COMMAND STRUCTURE: Address 0x20 | | | | | | | | |
|---------------------------------|----------|-----|-----|---|------|---------|---|--|
| Bit | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EBUFS | IZE[1:0] | ERR | DIR | | EDRC | MD[3:0] | | |

The EDRCMD[3:0] register specifies which of the nine unique commands should be executed.

The DIR register specifies whether the event pointer used by the command, should be incremented or decremented after the successful completion of the command.

The ERR register is used to signal the host, that the event pointer used during the last command can move no further in the direction specified by DIR.

The EBUFSIZE[1:0] register specifies the partitioning of User memory and Event Memory as indicated in the table below.

| PARTITION SIZE: | | | | | | | |
|-----------------|--------------|-------------|--|--|--|--|--|
| EBUFSIZE[1:0] | Event Memory | User Memory | | | | | |
| 00 | 4000 events | 0kB | | | | | |
| 01 | 3000 events | 8kB | | | | | |
| 10 | 2000 events | 16kB | | | | | |
| 11 | 1000 events | 24kB | | | | | |

ISSUING A COMMAND

When the host is ready to issue a command, the following procedure should be used.

Start l^2C Send the EDR ID & [R/W] = 0 or write Send the command register start address "0x20" Send the EBUFSIZE[1:0]& ERR & DIR & EDRCMD[3:0] Stop l^2C

RETRIEVING SINGLE EVENTS

After a GET or KEEP command has been issued, the EDR will place the event pointed to by RP into the read buffer. The eight byte wide read buffer can be read through the I²C serial port, starting at address 0x2C and finishing at address 0x33. To retrieve an event from the buffer, the following procedure should be followed.

Start I^2C Send the EDR ID & R/W bit = 0 (write) Send the event buffer start address "0x2C" Stop I^2C

Start I²C Send the EDR ID & R/W = 1 (read) Send seven addition read requests Stop I²C






FIGURE 18. SINGLE EVENT DATA RETRIEVAL PROCESS

Since the EDR's address register is auto-incrementing, it is unnecessary to send the register address for each byte to be read from the buffer. It is also unnecessary to begin reading at address 0x2C or to finish reading at address 0x33. The user is free to retrieve event data from the read buffer as best suits their application.

If the single event read command issued was a GET, then RP will be incremented or decremented as indicated by DIR.

If the single event command issued was a GET KEEP, then RP will remain unchanged.

RETRIEVING MULTIPLE EVENTS

After a STREAMING GET or STREAMING GET KEEP command has been issued, the EDR will place the event pointed to by the SP pointer, into the read buffer. The eight byte wide read buffer can be read through the I²C serial port, starting at address 0x2C and finishing at address 0x33. To retrieve an event from the buffer, the following procedure should be followed.

Start I^2C Send the EDR ID & [R/W] = 0 or write Send the event buffer start address "0x2C" Stop I^2C Start I^2C Send the EDR ID & [R/W] = 1 or read

Send seven addition read requests Stop I²C

Repeat until the desired number of events has been retrieved.




FIGURE 19. MULTIPLE EVENTS RETRIEVAL



Since the EDR's I²C address register is auto-incrementing, it is unnecessary to send the subsequent address for each byte read from the buffer. It is also unnecessary to begin reading at address 0x2C. In order for the EDR to automatically place the next event pointed to by SP into the read buffer, you must read address 0x33. With this single exception, the user is free to retrieve event data from the read buffer as best suits their application.

If the multiple event read command issued was a STREAMING GET, then RP will be incremented or decremented as indicated by DIR.

If the multiple event read command issued was a STREAMING GET KEEP, then RP will remain unchanged.

Event Skipping Command

The SKIP Command (0101) can be used to increment RP (DIR = 0) or decrement RP (DIR = 1). Note that RP will always stay at least one Event before WP and that it will never be decremented "below" FP.

FIRST and LAST Commands

With the FIRST command, the user can move RP to the oldest Event immediately (RP = FP)

With the LAST command, the user can move RP to the newest Event immediately (RP = WP - 1)

SET EVENT BUFFER SIZE Command

The SET EVENT BUFFER SIZE command will write the current value of EBUFSIZE[1:0] to the control register. The EBUFSIZE[1:0] register is only written to the control register during a SET EVENT BUFFER SIZE command and ignored at all other times.

When a SET EVENT BUFFER SIZE command is issued with a new EBUFSIZE[1:0] value, the event data memory is reinitialized and the event records stored there are lost. Reinitialization will only occur if the current value of EBUFSIZE[1:0] is different than the value stored in the control register.

Reinitialization takes approximately $100\mu s$ to complete and during this period no event records can be generated and I^2C communication should be suspended. Before issuing a SET EVENT BUFFER SIZE command, it is recommended to first disable event recording by clearing the pin event registers A & B, at addresses 0x25 & 0x26 respectively.

The following procedure should be used.




FIGURE 20. SET BUFFER SIZE COMMAND

In situations where the buffer size is unchanged but its content and pointers needs to be reinitialized, the host system should perform the following operations:

- 1. Clear the Pin Event Enable registers (Step 1 of previous diagram)
- 2. Send the SET EVENT BUFFER SIZE command with a different EBUFSIZE[1:0] than the current one (Step 2 of previous diagram)
- 3. Wait 100µS for the initialization process to complete (Step 3 of previous diagram)
- Send the SET EVENT BUFFER SIZE command with the desired EBUFSIZE[1:0] value (Step 2 of previous diagram, repeat)
- 5. Wait 100μS for the initialization process to complete (Step 3 of previous diagram, repeat)



RSTB and **RESET** input pins

The FM6124 features an active-low RESET input pin. Applying a manual reset or a power-up Reset of the FM6124 will clear the volatile registers. However this will have no impact on the Event buffer content, their associated pointers, or the MCU companion registers.

The RESET pin features an internal pull-up resistor so if the reset pin in not used, it can be left unconnected.

Event Deletion

Events are not actually deleted until the circular buffer is overwritten with new data. Pointers are moved to effectively prevent access to automatically discarded data. A pointer move is the last thing done when an event is popped off of the buffer.

Safety provisions

To prevent data loss or corruption while Events are being read with the KEEP bit set to 0, Event Read Pointer is only moved at the following times:

- After all of the data of an event has been stored
- After the 8th data byte is transmitted when steaming Events
- As soon as 1 byte is written over the oldest Event, when recording an Event in a full buffer condition

The recording of the event data in the F-RAM Event buffer memory require $\sim\!100\mu S$ per event. In the case of simultaneous events occurring on all 12 input of the FM6124, a total of 12 x $100\mu S$ = 1.2ms will be required for the recording of all event Data. During that period of time, event can still be registered, but the Event content will be held into volatile registers.

If the supply voltage is lost before the completion of all events data transfer into F-RAM memory, the events that are still in volatile register will be lost. The device will resume normal operation when the supply comes back.

Pin Snapshot

It is possible to see the state of any pin at any time. Write 1 to the SNAP bit to capture the state of all pins. This bit will be automatically cleared (Write-Only).

Error Conditions

In situations where an error condition can occur, data sent back will be 0xFF. This includes reading illegal addresses and requesting more events and the buffer currently holds. The ERR bit will be set to 1 and Event registers will be set to 0xFF until Control Buffer is written.

Output Interrupt: INT pin

The INT pin is an active low output that will react on:

- Any event occurring on any input pin for which the corresponding bit of the "Gen. INT pulse on Pin Event" Registers have been set to 1.
- Full Buffer condition.

The setting of the "Gen. INT pulse on Pin Event" registers and resulting activity on INT pin is independent of corresponding event recording activation.

MCU Companion

The FM6124 includes a real-time clock (RTC) with alarm and a processor companion along with the EDR serial nonvolatile F-RAM. The companion is a highly integrated peripheral including a low- $V_{\rm DD}$ reset, a programmable watchdog timer, a 16-bit nonvolatile event counter, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

The real-time clock and supervisor functions are accessed under their own commands. The RTC/alarm and some control registers are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when V_{DD} drops below a set threshold.

Processor Supervisor

Supervisors provide a host processor two basic functions: Detection of power supply fault conditions and a watchdog timer to escape a software lockup condition. The FM6124 device has a reset pin (RSTB) to drive a processor reset input during power faults, power-up, and software lockups. It is an open drain output with a weak internal pull-up to V_{DD}. This allows other reset sources to be wire-OR'd to the RSTB pin. When V_{DD} is above the programmed trip point, RSTB output is pulled weakly to V_{DD} . If V_{DD} drops below the reset trip point voltage level (V_{TP}) , the RSTB pin will be driven low. It will remain low until V_{DD} falls too low for circuit operation which is the V_{RST} level. When V_{DD} rises again above V_{TP}, RSTB continues to drive low for at least 50 ms (t_{RPU}) to ensure a robust system reset at a reliable V_{DD} level. After t_{RPU} has been met, the RSTB pin will return to the weak high state. While RSTB is asserted, serial bus activity is locked out even if a transaction



occurred as V_{DD} dropped below V_{TP} . A memory operation started while V_{DD} is above V_{TP} will be completed internally.

Table 2 below shows how bits VTP(1:0) control the trip point of the low- V_{DD} reset. They are located in register 18h, bits 0 and 1. The reset pin will drive low when V_{DD} is below the selected V_{TP} voltage. Figure 20 illustrates the reset operation in response to a low V_{DD} .

 Table 2.

 VTP Setting
 VTP1
 VTP0

 2.6V
 0
 0

 2.75V
 0
 1

 2.9V
 1
 0

 3.0V
 1
 1




FIGURE 20. LOW VDD RESET

A watchdog timer can also be used to drive an active reset signal. The watchdog is a free-running programmable timer. The timeout period can be software programmed from 60 ms to 1.8 seconds in 60 ms increments via a 5-bit nonvolatile setting (register 0Ch).




FIGURE 21. WATCHDOG TIMER

The watchdog also incorporates a window timer feature that allows a delayed start. The starting time and ending time defines the window and each may be set independently. The starting time has 25 ms resolution and 0 ms to 775 ms range.




FIGURE 22. WINDOW TIMER

The watchdog EndTime value is located in register 0Ch, bits 4-0, the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 0Ah. Writing the correct pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout is provided immediately after enabling. The watchdog is disabled when V_{DD} drops below V_{TP} . Note setting the EndTime timeout setting to all zeroes (00000b) disables the timer to save power. The listing below summarizes the watchdog bits.

| 7 | Watchdog StartTime | WDST4-0 | 0Bh, bits 4-0 |
|---|--------------------|---------|---------------|
| Ĺ | Watchdog EndTime | WDET4-0 | 0Ch, bits 4-0 |
| | Watchdog Enable | WDE | 0Ch, bit 7 |
| | Watchdog Restart | WR3-0 | 0Ah, bits 3-0 |
| | Watchdog Flags | EWDF, | 09h, bit 7 |
| | | LWDF | 09h, bit 6 |

The programmed StartTime value is a guaranteed maximum time while the EndTime value is a guaranteed minimum time, and both vary with temperature and V_{DD} voltage. The watchdog has two additional controls associated with its operation. The nonvolatile enable bit WDE allows the RSTB to go active if the watchdog reaches the timeout without being restarted. If a reset occurs, the timer will restart on the rising edge of the reset pulse. If WDE is not enabled, the watchdog timer still runs but has no effect on RSTB. The second control is a nibble that restarts the timer, thus preventing a reset. The timer should be restarted after changing the timeout value.

This procedure must be followed to properly load the watchdog registers:

| | | Address |
|----|-----------------------------------|---------|
| 1. | Write the StartTime value | 0Bh |
| 2. | Write the EndTime value and WDE=1 | 0Ch |
| 3. | Issue a Restart command | 0Ah |

The restart command in step 3 must be issued before t_{DOG2} , which was programmed in step 2. The window timer starts counting when the restart command is issued.



Manual Reset

The RSTB is a bi-directional signal allowing the FM6124 to filter and de-bounce a manual reset switch. The RSTB input detects an external low condition and responds by driving the RSTB signal low for 100 ms (max.). This effectively filters and de-bounces a reset switch. After this timeout (t_{RPW}), the user may continue pulling down on the RSTB pin, but I^2C commands will not be locked out.




FIGURE 23. MANUAL RESET

Note the internal weak pull-up eliminates the need for additional external components.

Reset Flags

In case of a reset condition, a flag bit will be set to indicate the source of the reset. A low- V_{DD} reset is indicated by the POR bit, register 09h bit 5. There are two watchdog reset flags - one for an early fault (EWDF) and the other for a late fault (LWDF), located in register 09h bits 7 and 6. A manual reset will result in no flag being set, so the absence of a flag is a manual reset. Note that the bits are set in response to reset sources but they must be cleared by the user. It is possible to read the register and have both sources indicated if both have occurred since the user cleared them.

Power Fail Comparator

An analog comparator compares the PFI input pin to an onboard 1.5V reference. When the PFI input voltage drops below this threshold, the comparator will drive the PFO pin to a low state. The comparator has 100 mV of hysteresis (rising voltage only) to reduce noise sensitivity. The most common application of this comparator is to create an early warning power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to an upstream power supply via a resistor divider. An application circuit is shown below. The comparator is a general purpose device and its application is not limited to the NMI function.




FIGURE 23. COMPARATOR AS POWER FAIL WARNING

If the power-fail comparator is not used, the PFI pin should be tied to either V_{DD} or V_{SS} . Note that the PFO output will drive to V_{DD} or V_{SS} as well.

Event Counter

The FM6124 offers the user a nonvolatile 16-bit event counter. The input pin CNT has a programmable edge detector. The CNT pin clocks the counter. The counter is located in registers 0E-0Fh. When the programmed edge polarity occurs, the counter will increment its count value. The register value is read by setting the RC bit (register 0Dh, bit 3) to 1. This takes a snapshot of the counter byte allowing a stable value even if a count occurs during the read. The register value can be written by first setting the WC bit (register 0Dh, bit 2) to 1. The user then may clear or preset the counter by writing to registers 0E-0Fh. Counts are blocked when the WC bit is set, so the user must clear the bit to allow counts.

The counter polarity control bit is CP, register 0Dh bit 0. When CP is 0, the counter increments on a falling edge of CNT, and when CP is set to 1, the counter increments on a rising edge of CNT. The polarity bit CP is nonvolatile.



FIGURE 24. EVENT COUNTER

The counter <u>does not</u> wrap back to zero when it reaches the limit of 65,535 (FFFFh). Care must be taken prior to the rollover, and a subsequent counter reset operation must occur to continue counting.

There is also a control bit that allows the user to define the counter as nonvolatile or battery-backed. The counter is nonvolatile when the NVC bit (register 0Dh, bit 7) is logic 1 and battery-backed when the NVC bit is logic 0. Setting



the counter mode to battery-backed allows counter operation under V_{BAK} (as well as V_{DD}) power. The lowest operating voltage for battery-backed mode is 2.0V. When set to "nonvolatile" mode, the counter operates only when V_{DD} is applied and is above the V_{TP} voltage.

The event counter may be programmed to detect a tamper event, such as the system's case or access door being opened. A normally closed switch is tied to the CNT pin and the other contact to the case chassis, usually ground. The typical solution uses a pull-up resistor on the CNT pin and will continuously draw battery current. The FM6124 chip allows the user to invoke a polled mode, which occasionally samples the pin in order to minimize battery drain. It internally tries to pull the CNT pin up and if open circuit will be pulled up to a VIH level, which will trip the edge detector and increment the event counter value. Setting the POLL bit (register 0Dh, bit 1) places the CNT pin into this mode. This mode allows the event counter to detect a rising edge tamper event but the user is restricted to operating in battery-backed mode (NVC=0) and using rising edge detection (CP=1). The CNT pin is polled once every 125ms. The additional average I_{BAK} current is less than 5nA. The polling timer circuit operates from the RTC, so the oscillator must be enabled for this to function properly.




FIGURE 25. POLLED MODE ON CNT PIN DETECT TAMPER

In the polled mode, the internal pullup circuit can source a limited amount of current. The maximum capacitance (switch open circuit) allowed on the CNT pin is 100pF.

Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via unique commands for the RTC and Processor Companion registers. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However once the lock bit is set, the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

The serial number is located in registers 10h to 17h. The lock bit is SNL, register 18h bit 7. Setting the SNL bit to a 1 disables writes to the serial number registers, and *the SNL bit cannot be cleared*.

Alarm

The alarm function compares user-programmed values to the corresponding time/date values and operates under $V_{\rm DD}$ or $V_{\rm BAK}$ power. When a match occurs, an alarm event occurs. The alarm drives an internal flag AF (register 00h, bit 6) and may drive the ACS pin, if desired, by setting the AL/SW bit (register 18h, bit 6) in the Companion Control register. The alarm condition is cleared by writing a '0' to the AF bit.

There are five alarm match fields. They are Month, Date, Hours, Minutes, and Seconds. Each of these fields also has a Match bit that is used to determine if the field is used in the alarm match logic. Setting the Match bit to '0' indicates that the corresponding field will be used in the match process.

Depending on the Match bits, the alarm can occur as specifically as one particular second on one day of the month, or as frequently as once per second continuously. The MSB of each Alarm register is a Match bit. Examples of the Match bit settings are shown in Table 4. Selecting none of the match bits (all '1's) indicates that no match is required. The alarm occurs every second. Setting the match select bit for seconds to '0' causes the logic to match the seconds alarm value to the current time of day. Since a match will occur for only one value per minute, the alarm occurs once per minute. Likewise setting the seconds and minutes match select bits causes an exact match of these values. Thus, an alarm will occur once per hour. Setting seconds, minutes, and hours causes a match once per day. Lastly, selecting all match-values causes an exact time and date match. Selecting other bit combinations will not produce meaningful results, however the alarm circuit will follow the functions described.

There are two ways a user can detect an alarm event, by reading the AF flag or monitoring the ACS pin. The interrupt pin on the host processor may be used to detect an alarm event. The AF flag in register 00h (bit 6) will indicate that a time/date match has occurred. The AF flag will be set to '1' when a match occurs. The AEN bit must be set to enable the AF flag on alarm matches. The flag and ACS pin will remain in this state until the AF bit is cleared by writing it to a '0'. Clearing the AEN bit will prevent further matches from setting AF but will not automatically clear the AF flag.

The RTC alarm is integrated into the special function registers and shares its output pin with the 512Hz



calibration and square wave outputs. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the ACS output pin will be driven with a 512 Hz square wave and the alarm will continue to operate. Since most users only invoke the calibration mode during production this should have no impact on the otherwise normal operation of the alarm.

The ACS output may also be used to drive the system with a frequency other than 512 Hz. The AL/SW bit (register 18h, bit 6) must be '0'. A user-selectable frequency is provided by F0 and F1 (register 18h, bits 4 and 5). The other frequencies are 1, 4096, and 32768 Hz. If a

continuous frequency output is enabled with CAL mode, the alarm function will not be available.

Following is a summary table that shows the relationship between register control settings and the state of the ACS pin.

Table 3.

| State | of Reg | ister Bit | Function of |
|-------|--------|-----------|-------------|
| CAL | AEN | AL/SW | ACS pin |
| 0 | 1 | 1 | /Alarm |
| 0 | X | 0 | Sq Wave out |
| 1 | X | X | 512 Hz out |
| 0 | 0 | 1 | Hi-Z |

Table 4. Alarm Match Bit Examples

| Seconds | Minutes | Hours | Date | Months | Alarm condition |
|---------|---------|-------|------|--------|----------------------------------------------------------------|
| 1 | 1 | 1 | 1 | 1 | No match required = alarm 1/second |
| 0 | 1 | 1 | 1 | 1 | Alarm when seconds match = alarm 1/minute |
| 0 | 0 | 1 | 1 | 1 | Alarm when seconds, minutes match = alarm 1/hour |
| 0 | 0 | 0 | 1 | 1 | Alarm when seconds, minutes, hours match = alarm 1/date |
| 0 | 0 | 0 | 0 | 1 | Alarm when seconds, minutes, hours, date match = alarm 1/month |

Real-time Clock Operation

The real-time clock (RTC) is a timekeeping device that can be capacitor- or battery-backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, day-of-the-week, date, months, and years. A block diagram shown in Figure 9 illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h. The R bit is used to read the time. Changing the R bit from 0 to 1 transfers timekeeping information from the core into the user registers 02-08h that can be

read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The user registers are frozen and will not be updated again until the R bit is cleared to a '0'.

The W bit is used to write new time/date values. Setting the W bit to a '1' stops the RTC and allows the timekeeping core to be written with new data. Clearing it to '0' causes the RTC to start running based on the new values loaded in the timekeeper core. The RTC may be synchronized to another clock source. On the 8th clock of the write to register 00h (W=0), the RTC starts counting with a timebase that has been reset to zero milliseconds.

Note: Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.




FIGURE 26. REAL TIME CLOCK CORE BLOCK DIAGRAM

Backup Power

The real-time clock and alarm are intended to be permanently powered. When the primary system power fails, the voltage on the VDD pin will drop. When the VDD voltage is less than $V_{\rm SW}$, the RTC (and event counter) will switch to the backup power supply on VBAK. The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with F-RAM memory is that data is not lost regardless of the backup power source.

Trickle Charger

To facilitate capacitor backup, the VBAK pin can optionally provide a trickle charge current. When the VBC bit (register 18h bit 3) is set to a '1', the V_{BAK} pin will source approximately 80 μ A until V_{BAK} reaches V_{DD} . This charges the capacitor to V_{DD} without an external diode and resistor charger. There is a Fast Charge mode which is enabled by the FC bit (register 18h, bit 2). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.

 In the case where no battery is used, the V_{BAK} pin should be tied to V_{SS} and VBC bit cleared.

 \red{varphi} Note: systems using lithium batteries should clear the VBC bit to 0 to prevent battery charging. The VBAK circuitry includes an internal 1 K Ω series resistor as a safety element.

Calibration

When the CAL bit in register 00h is set to a '1', the clock enters calibration mode. The FM6124 devices employ a digital method for calibrating the crystal oscillator frequency. The digital calibration scheme applies a digital correction to the RTC counters based on the calibration settings, CALS and CAL.4-0. In calibration mode (CAL=1), the ACS pin is driven with a 512 Hz (nominal) square wave and the alarm is temporarily unavailable. Any measured deviation from 512 Hz translates into a timekeeping error. The user measures the frequency and writes the appropriate correction value to the calibration register. The correction codes are listed in the table below. For convenience, the table also shows the frequency error in ppm. Positive ppm errors require a negative adjustment that removes pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to 1, where as negative ppm adjustments have CALS = 0. After calibration, the clock will have a maximum error of \pm 2.17 ppm or \pm 0.09 minutes per month at the calibrated temperature.

The user will not be able to see the effect of the calibration setting on the 512 Hz output. The addition or subtraction of digital pulses occurs after the 512 Hz output.

The calibration setting is stored in F-RAM so it is not lost should the backup source fail. It is accessed with bits CAL.4-0 in register 01h. This value only can be written when the CAL bit is set to a 1. To exit the calibration mode, the user must clear the CAL bit to a

Rev. 1.1 Dec. 2007



logic 0. When the CAL bit is 0, the ACS pin will revert to the function according to Table 3.

Crystal Type

The crystal oscillator is designed to use a 12.5pF crystal without the need for external components, such as loading capacitors. The FM6124 device has built-in loading capacitors that match the crystal.

If a 32.768kHz crystal is not used, an external oscillator may be connected to the FM6124. Apply the oscillator to the X1 pin. Its high and low voltage levels can be driven rail-to-rail or amplitudes as low as approximately 500mV p-p. To ensure proper operation, a DC bias must be applied to the X2 pin. It should be centered between the high and low levels on the X1 pin. This can be accomplished with a voltage divider.




FIGURE 27. EXTERNAL OSCILLATOR

In the example, R1 and R2 are chosen such that the X2 voltage is centered around the oscillator drive levels. If you wish to avoid the DC current, you may choose to drive X1 with an external clock and X2 with an inverted clock using a CMOS inverter.



Layout Recommendations

The X1 and X2 crystal pins employ very high impedance circuits and the oscillator connected to these pins can be upset by noise or extra loading. To reduce RTC clock errors from signal switching noise, a guard ring should be placed around these pads and the guard ring grounded. High speed traces should be routed away from the X1/X2 pads. The X1 and X2 trace lengths should be less than 5 mm. The use of a ground plane on the backside or inner board layer is preferred. See layout example below.




FIGURE 27. PCB LAYOUT EXAMPLE

Table 5. Digital Calibration Adjustments

| | | Calibration for slow | | ion will achiev | e ± 2.17 PPM after calibration |
|----|--------------|----------------------|----------------|-----------------|----------------------------------|
| | Measured Fre | quency Range | Error Range (F | PPM) | |
| | Min | Max | Min | Max | Program Calibration Register to: |
| 0 | 512.0000 | 511.9989 | 0 | 2.17 | 000000 |
| 1 | 511.9989 | 511.9967 | 2.18 | 6.51 | 100001 |
| 2 | 511.9967 | 511.9944 | 6.52 | 10.85 | 100010 |
| 3 | 511.9944 | 511.9922 | 10.86 | 15.19 | 100011 |
| 4 | 511.9922 | 511.9900 | 15.20 | 19.53 | 100100 |
| 5 | 511.9900 | 511.9878 | 19.54 | 23.87 | 100101 |
| 6 | 511.9878 | 511.9856 | 23.88 | 28.21 | 100110 |
| 7 | 511.9856 | 511.9833 | 28.22 | 32.55 | 100111 |
| 8 | 511.9833 | 511.9811 | 32.56 | 36.89 | 101000 |
| 9 | 511.9811 | 511.9789 | 36.90 | 41.23 | 101001 |
| 10 | 511.9789 | 511.9767 | 41.24 | 45.57 | 101010 |
| 11 | 511.9767 | 511.9744 | 45.58 | 49.91 | 101011 |
| 12 | 511.9744 | 511.9722 | 49.92 | 54.25 | 101100 |
| 13 | 511.9722 | 511.9700 | 54.26 | 58.59 | 101101 |
| 14 | 511.9700 | 511.9678 | 58.60 | 62.93 | 101110 |
| 15 | 511.9678 | 511.9656 | 62.94 | 67.27 | 101111 |
| 16 | 511.9656 | 511.9633 | 67.28 | 71.61 | 110000 |
| 17 | 511.9633 | 511.9611 | 71.62 | 75.95 | 110001 |
| 18 | 511.9611 | 511.9589 | 75.96 | 80.29 | 110010 |
| 19 | 511.9589 | 511.9567 | 80.30 | 84.63 | 110011 |
| 20 | 511.9567 | 511.9544 | 84.64 | 88.97 | 110100 |
| 21 | 511.9544 | 511.9522 | 88.98 | 93.31 | 110101 |
| 22 | 511.9522 | 511.9500 | 93.32 | 97.65 | 110110 |
| 23 | 511.9500 | 511.9478 | 97.66 | 101.99 | 110111 |
| 24 | 511.9478 | 511.9456 | 102.00 | 106.33 | 111000 |
| 25 | 511.9456 | 511.9433 | 106.34 | 110.67 | 111001 |
| 26 | 511.9433 | 511.9411 | 110.68 | 115.01 | 111010 |
| 27 | 511.9411 | 511.9389 | 115.02 | 119.35 | 111011 |
| 28 | 511.9389 | 511.9367 | 119.36 | 123.69 | 111100 |
| 29 | 511.9367 | 511.9344 | 123.70 | 128.03 | 111101 |
| 30 | 511.9344 | 511.9322 | 128.04 | 132.37 | 111110 |
| 31 | 511.9322 | 511.9300 | 132.38 | 136.71 | 111111 |



| | Negative | Calibration for fast | clocks: Calibrat | tion will achiev | re ± 2.17 PPM after calibration |
|----|--------------|----------------------|------------------|------------------|----------------------------------|
| | Measured Fre | equency Range | Error Ran | ge (PPM) | |
| | Min | Max | Min | Max | Program Calibration Register to: |
| 0 | 512.0000 | 512.0011 | 0 | 2.17 | 000000 |
| 1 | 512.0011 | 512.0033 | 2.18 | 6.51 | 000001 |
| 2 | 512.0033 | 512.0056 | 6.52 | 10.85 | 000010 |
| 3 | 512.0056 | 512.0078 | 10.86 | 15.19 | 000011 |
| 4 | 512.0078 | 512.0100 | 15.20 | 19.53 | 000100 |
| 5 | 512.0100 | 512.0122 | 19.54 | 23.87 | 000101 |
| 6 | 512.0122 | 512.0144 | 23.88 | 28.21 | 000110 |
| 7 | 512.0144 | 512.0167 | 28.22 | 32.55 | 000111 |
| 8 | 512.0167 | 512.0189 | 32.56 | 36.89 | 001000 |
| 9 | 512.0189 | 512.0211 | 36.90 | 41.23 | 001001 |
| 10 | 512.0211 | 512.0233 | 41.24 | 45.57 | 001010 |
| 11 | 512.0233 | 512.0256 | 45.58 | 49.91 | 001011 |
| 12 | 512.0256 | 512.0278 | 49.92 | 54.25 | 001100 |
| 13 | 512.0278 | 512.0300 | 54.26 | 58.59 | 001101 |
| 14 | 512.0300 | 512.0322 | 58.60 | 62.93 | 001110 |
| 15 | 512.0322 | 512.0344 | 62.94 | 67.27 | 001111 |
| 16 | 512.0344 | 512.0367 | 67.28 | 71.61 | 010000 |
| 17 | 512.0367 | 512.0389 | 71.62 | 75.95 | 010001 |
| 18 | 512.0389 | 512.0411 | 75.96 | 80.29 | 010010 |
| 19 | 512.0411 | 512.0433 | 80.30 | 84.63 | 010011 |
| 20 | 512.0433 | 512.0456 | 84.64 | 88.97 | 010100 |
| 21 | 512.0456 | 512.0478 | 88.98 | 93.31 | 010101 |
| 22 | 512.0478 | 512.0500 | 93.32 | 97.65 | 010110 |
| 23 | 512.0500 | 512.0522 | 97.66 | 101.99 | 010111 |
| 24 | 512.0522 | 512.0544 | 102.00 | 106.33 | 011000 |
| 25 | 512.0544 | 512.0567 | 106.34 | 110.67 | 011001 |
| 26 | 512.0567 | 512.0589 | 110.68 | 115.01 | 011010 |
| 27 | 512.0589 | 512.0611 | 115.02 | 119.35 | 011011 |
| 28 | 512.0611 | 512.0633 | 119.36 | 123.69 | 011100 |
| 29 | 512.0633 | 512.0656 | 123.70 | 128.03 | 011101 |
| 30 | 512.0656 | 512.0678 | 128.04 | 132.37 | 011110 |
| 31 | 512.0678 | 512.0700 | 132.38 | 136.71 | 011111 |



Detailed Register Description

The following table contains the description of the Event Data Recorder and MCU Companion I^2C registers.

| Address | Description | | | | | | | |
|---------|-------------------|----------------|------------------|---------|----|----------|-------|----------|
| 0x33 | Event Data | | | | | | | |
| | | 10s o | f Year | | | Y | ear | |
| | Contains the | Event data Ye | ar in BCD for | mat: | • | | | |
| | 1 1 | | ntains 10s of Y | | | | | |
| | | | ntains unit of | Years | | | | |
| 0x32 | Event Data | | | | 1 | | r | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | Month | | | Mo | onth | |
| | | | onth in BCD fo | | | | | |
| | | | ntains 10s of N | | | | | |
| | | | ntains unit of | Month | | | | |
| 0x31 | Event Data | | | F. (| | D.A. | | Fa |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | f Date | | | D | ate | |
| | | | te in BCD for | | | | | |
| | | | ntains 10s of D | | | | | |
| 0.20 | | | ntains unit of | Date | | | | |
| 0x30 | Event Data | | ~- | T | 22 | D. D. C. | | 1 700 |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | | |
| | Contains Eve | | | | | | | |
| 0x2F | Event Data | | | | | _ | | T |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | 10s of | Hours | | | Ho | ours | |
| | | | ars in BCD for | | | . 00 | | |
| | | | ontains 10s of | | | 1.0 | | |
| | | | ntains unit of | Hours | | | | |
| 0x2E | Event Data | | | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | Minutes | | | Mii | nutes | |
| | | | nutes in BCD | | | | | |
| | | | ontains 10s of | | | | | |
| 0.20 | | | ntains unit of | Minutes | | | | |
| 0x2D | Event Data | | | N D4 | D2 | D2 | D1 | D0 |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | Seconds | ₩ | | Sec | onds | |
| | | | onds in BCD | | | | | |
| | | | ontain 10s of so | | | | | |
| | Lov | ver Quartet co | ntains unit of | seconds | | | | |



| 0x2C | Event Data | Couc | | | | | | |
|---------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------------|
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | Event (| Code[7:0] | | | |
| Event Code | | | d with Each red | | | | | |
| [7:0] | | ow shows the | | | nts and their co | orresponding I | | |
| | Event | | Event Code | e | Event | | Event Code | |
| | EV_PINO_H | | 0x08 | | EV_PIN6_F | | 0x14 | |
| | EV_PINO_F | | 0x09 | | EV_PIN6_R | | 0x15 | |
| | EV_PIN1_F | | 0x0A 0x0B | | EV_PIN7_F. EV PIN7 R | | 0x16 | |
| | EV_PIN1_F | | 0x0B 0x0C | | EV_PIN7_R EV PIN8 F. | | 0x17 0x18 | |
| | EV_FIN2_F | | 0x0C 0x0D | | EV_FINS_F | | 0x16 | |
| | EV PIN3 H | | 0x0E | | EV PIN9 F. | | 0x17 | |
| | EV PIN3 F | | 0x0F | | EV PIN9 R | | 0x1B | |
| | EV PIN4 H | FALL | 0x10 | | EV PIN10 | | 0x1C | |
| | EV PIN4 F | RISE | 0x11 | | EV PIN10 | RISE | 0x1D | |
| | EV_PIN5_F | FALL | 0x12 | | EV_PIN11_ | FALL | 0x1E | |
| | EV_PIN5_F | RISE | 0x13 | | EV_PIN11_ | RISE | 0x1F | |
| 0x2B | Unread Ev | ents Counte | r MSB | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | Nu | mber of Unread | Event Counter | 15:81 | | |
| 0x2A | Unread Ev | ents Counte | | moer or omead | Lvent Counter[| 15.6] | | |
| 0 X 2 1 X | D7 | D6 | D5 | D4 | D3 | D2 . | D1 | D0 |
| | D7 | В | | <u> </u> | | | БІ | DU |
| | | | | | d Event Counter[| | | |
| # Unread | | | | | | M6124 Event | Buffer F-RAM | memory. |
| Event | This value co | | | | | | | |
| | | | he distance bet | | | | | |
| | A snapshot o | f the internal \ | Unread Event (| Counter must b | be performed b | efore reading | this register. | |
| | A snapshot o | f the internal \ | | Counter must b | be performed b | efore reading | this register. | |
| [15:0] | A snapshot o | of the internal loby writing 0x0 | Unread Event (| Counter must b | be performed b | efore reading | this register. | |
| [15:0] | A snapshot o This is done | of the internal loby writing 0x0 | Unread Event (| Counter must b | be performed b | efore reading | this register. | D0 |
| [15:0] | A snapshot of This is done Pin Pass-T D7 | f the internal by writing 0x0 hrough B D6 | Unread Event (02 into the regi | Counter must be ster located at D4 | be performed by address 27h | D2 | D1 | |
| [15:0] 0x29 | A snapshot of This is done Pin Pass-T D7 P11 | of the internal leads to by writing 0x0 hrough B D6 P10 | Unread Event (1) 2 into the region D5 | Counter must be ster located at D4 | be performed be address 27h D3 P7 | D2 P6 | D1 P5 | P4 |
| [15:0] 0x29 P11-P4 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: | of the internal by writing 0x0 hrough B D6 P10 This register c | Unread Event (1) 2 into the region D5 | Counter must be ster located at D4 | be performed be address 27h D3 P7 | D2 P6 | D1 | P4 |
| [15:0] 0x29 P11-P4 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T | f the internal by writing 0x0 hrough B D6 P10 This register c hrough A | Unread Event (D2 into the region D5 P9 Ontains the Inp | Counter must be ster located at D4 P8 P8 Pout pin logic le | D3 P7 evel at the momentum of the performed by address 27h | P6 ent the snapsh | D1 P5 not was perform | P4 |
| [15:0] 0x29 P11-P4 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 | Unread Event (2) into the region D5 P9 ontains the Inp | Counter must be ster located at D4 | D3 P7 evel at the momentum D3 | P6 ent the snapsh | D1 P5 not was perform D1 | P4 ned D0 |
| [15:0] 0x29 P11-P4 0x28 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Res | Unread Event (2) into the region D5 P9 ontains the Inp D5 erved | D4 P8 Dut pin logic le | D3 P7 Evel at the mon | P6 ent the snapsh | D1 P5 not was perform D1 P1 | P4 ned D0 P0 |
| [15:0] 0x29 P11-P4 0x28 P3-P0 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: | f the internal by writing 0x0 hrough B D6 P10 This register c hrough A D6 Res This register c | D5 P9 ontains the Inp D5 erved ontains the Inp | D4 P8 Dut pin logic le | D3 P7 Evel at the mon | P6 ent the snapsh | D1 P5 not was perform D1 | P4 ned D0 P0 |
| [15:0] 0x29 P11-P4 0x28 P3-P0 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn | D5 P9 ontains the Inp D5 erved ontains the Inp apshot | D4 P8 P8 P9 | D3 P7 Evel at the momentum page at the momentum pag | P6 ent the snapsh D2 P2 ent the snapsh | D1 P5 not was perform D1 P1 not was perform | P4 ned D0 P0 ned |
| [15:0] 0x29 P11-P4 0x28 P3-P0 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: | f the internal by writing 0x0 hrough B D6 P10 This register c hrough A D6 Res This register c | D5 P9 ontains the Inp D5 erved ontains the Inp | D4 P8 Dut pin logic le | D3 P7 Evel at the mon | P6 ent the snapsh | D1 P5 not was perform D1 P1 | P4 ned D0 P0 |
| Counter [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 | D4 P8 P8 P4 D4 D4 D4 D4 D4 D4 D4 D4 | D3 P7 Evel at the momentum page at the momentum pag | P6 ent the snapsh D2 P2 ent the snapsh | D1 P5 not was perform D1 P1 not was perform | P4 ned D0 P0 ned D0 |
| [15:0] 0x29 P11-P4 0x28 P3-P0 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 | f the internal by writing 0x0 hrough B D6 P10 This register c hrough A D6 Ress This register c #Events Sn | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Rese | D4 P8 P8 P4 D4 D4 D4 D4 D4 D4 D4 D4 D4 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P3 Evel at the momentum D3 | P6 ent the snapsh D2 P2 ent the snapsh | D1 P5 not was perform D1 P1 not was perform D1 NBEV | P4 ned D0 P0 ned SNAP |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn: D6 | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Rese to the NBEVP | D4 P8 D4 D4 D4 D4 D4 D4 D4 D4 D4 D | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P3 Evel at the momentum D3 D | P6 ent the snapsh D2 P2 ent the snapsh D2 Of the internal | D1 P5 not was perform P1 not was perform D1 NBEV al unread Event | P4 ned D0 P0 ned SNAP |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and of | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn: D6 Writing a 1 invite the corre | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Reserved to the NBEVP sponding input | D4 P8 D4 D4 D4 D4 D4 D4 D4 D4 D4 D | D3 P7 Evel at the momentum base and the momentum base at the momentum ba | P6 ent the snapsh D2 P2 ent the snapsh D2 Of the interna 2Ah and 2Bh | D1 P5 not was perform P1 not was perform D1 NBEV al unread Event | P4 ned D0 P0 ned SNAP s Counter |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and wite Only: | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn: D6 Writing a 1 in write the corre Writing a 1 in a | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Resetto the NBEVP sponding input to the SNAP w | D4 | D3 P7 Evel at the momentum base and the momentum base as a snapshot read to the Register snapsho | P6 ent the snapsh D2 P2 ent the snapsh D2 Of the interna 2Ah and 2Bh | D1 P5 not was perform P1 not was perform D1 NBEV al unread Event | P4 ned D0 P0 ned SNAP s Counter |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 NBEV SNAP | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and write Only: corresponding | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 ReseThis register c #Events Sn: D6 Writing a 1 in write the corree Writing a 1 in g input logic 1 | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Reserved to the NBEVP sponding input | D4 | D3 P7 Evel at the momentum base and the momentum base as a snapshot read to the Register snapsho | P6 ent the snapsh D2 P2 ent the snapsh D2 Of the interna 2Ah and 2Bh | D1 P5 not was perform P1 not was perform D1 NBEV al unread Event | P4 ned D0 P0 ned SNAP s Counter |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 NBEV SNAP | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and with Only: correspondin Pin Event | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Res This register c #Events Sn D6 Writing a 1 in write the corre Writing a 1 in g input logic 1 Enable B | D5 P9 ontains the Inp D5 erved ontains the Inp Application The NBEVP sponding input to the RNAP wevel into the R | P8 D4 | D3 P7 Evel at the momentum backets and the momentum backets at the momentum backets at the momentum backets at the momentum backets at the momentum backets and backets are backets and backets and backets and backets and backets and backets and backets are backets and backets and ba | P6 ent the snapsh D2 P2 ent the snapsh D2 1 of the interna 2Ah and 2Bh of all 12 Input | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| P11-P4 Dx28 P3-P0 Dx27 NBEV SNAP | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and write Only: correspondin Pin Event I D7 | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Reset This register ce #Events Sn: D6 Writing a 1 in write the corree Writing a 1 in g input logic 1 Enable B D6 | D5 P9 Ontains the Inp D5 erved ontains the Inp apshot D5 Results the NBEVP sponding input to the SNAP wevel into the R | D4 P8 P8 Py put pin logic le D4 Py put pin logic le D4 Py put pin logic le Py put pin | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 | P6 ent the snapsh D2 P2 ent the snapsh D2 P2 ent the snapsh D3 D4 D6 D6 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and v Write Only: correspondin Pin Event | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register ce #Events Sn D6 Writing a 1 in write the corre Writing a 1 in g input logic 1 Enable B D6 P10 | D5 P9 ontains the Inp D5 erved ontains the Inp Application The NBEVP sponding input to the RNAP wevel into the R | P8 D4 | D3 P7 Evel at the momentum backets and the momentum backets at the momentum backets at the momentum backets at the momentum backets at the momentum backets and backets are backets and backets and backets and backets and backets and backets and backets are backets and backets and ba | P6 ent the snapsh D2 P2 ent the snapsh D2 1 of the interna 2Ah and 2Bh of all 12 Input | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and v Write Only: correspondin Pin Event 1 D7 P11 Pin Event En | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn D6 Writing a 1 in write the corre Writing a 1 in g input logic l Enable B D6 P10 hable | D5 P9 Ontains the Inp D5 erved Ontains the Inp D5 Reserved | D4 P8 P9 P4 P4 P4 P4 P4 P4 P4 P6 P6 P7 P7 P8 P8 P8 P8 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P6 P7 P7 | P6 ent the snapsh D2 P2 ent the snapsh D2 P2 ent the snapsh D3 D4 D6 D6 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and v Write Only: correspondin Pin Event I D7 P11 Pin Event En 0: Event dete | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Ress This register c #Events Sn D6 Writing a 1 in write the corre Writing a 1 in g input logic l Enable B D6 P10 table | D5 P9 ontains the Inp D5 erved ontains the Inp apshot D5 Results the NBEVP sponding input tto the SNAP weevel into the R D5 P9 orresponding in | D4 P8 P9 P4 P4 P4 P4 P4 P4 P4 P6 P7 P8 P8 P8 P8 P8 P8 P8 P8 P8 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P4 P5 Evel at the momentum D3 P6 P7 Evel at the momentum D3 P7 Evel at the momentum D3 P8 Evel at the momentum D3 P9 Evel at the momentum D3 P9 Evel at the momentum D3 Evel at t | P6 ent the snapsh D2 P2 ent the snapsh D2 P2 ent the snapsh D3 D4 D6 D6 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and of Write Only: correspondin Pin Event D Pin Event D 1 Pin Event detered 1: Event detered 1: Event detered 1: | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Resetting a 1 in write the correct Writing a 1 in g input logic 1 Enable B D6 P10 Bable B Coction on the coction | D5 P9 Ontains the Inp D5 erved Ontains the Inp D5 Reserved | D4 P8 P9 P4 P4 P4 P4 P4 P4 P4 P6 P7 P8 P8 P8 P8 P8 P8 P8 P8 P8 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P4 P5 Evel at the momentum D3 P6 P7 Evel at the momentum D3 P7 Evel at the momentum D3 P8 Evel at the momentum D3 P9 Evel at the momentum D3 P9 Evel at the momentum D3 Evel at t | P6 ent the snapsh D2 P2 ent the snapsh D2 P2 ent the snapsh D3 D4 D6 D6 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State D7 Write Only: register and write Only: correspondin Pin Event I D7 P11 Pin Event En 0: Event dete 1: Event dete Pin Event I | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Res This register c #Events Sn D6 Writing a 1 in write the corre Writing a 1 in g input logic l Enable B D6 P10 Bable ection on the coction on | D5 P9 ontains the Inp apshot D5 Results the NBEVP sponding input to the SNAP wevel into the R D5 P9 orresponding in put to the SNAP wevel into the R | D4 P8 P8 P9 P9 P9 P9 P9 P9 P9 P9 | D3 P7 Evel at the momentum backets 27h D3 P7 Evel at the momentum backets at | P6 ent the snapsh D2 P2 ent the snapsh D2 d of the interna 2Ah and 2Bh of all 12 Input D2 P6 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 D1 P5 | P4 ned D0 P0 ned SNAP s Counter and write the p4 |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State — D7 Write Only: register and of Write Only: correspondin Pin Event D Pin Event D 1 Pin Event detered 1: Event detered 1: Event detered 1: | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Resetting a 1 in write the correct Writing a 1 in g input logic 1 Enable B D6 P10 Bable B Coction on the coction | D5 P9 ontains the Inp D5 erved ontains the Inp apshot D5 Results the NBEVP sponding input tto the SNAP weevel into the R D5 P9 orresponding in | D4 P8 P9 P4 P4 P4 P4 P4 P4 P4 P6 P7 P8 P8 P8 P8 P8 P8 P8 P8 P8 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 P4 P5 Evel at the momentum D3 P6 P7 Evel at the momentum D3 P7 Evel at the momentum D3 P8 Evel at the momentum D3 P9 Evel at the momentum D3 P9 Evel at the momentum D3 Evel at t | P6 ent the snapsh D2 P2 ent the snapsh D2 P2 ent the snapsh D3 D4 D6 D6 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 | P4 ned D0 P0 ned SNAP s Counter and write the |
| P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State D7 Write Only: register and write Only: correspondin Pin Event I D7 P11 Pin Event En 0: Event dete 1: Event dete Pin Event I | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Reset This register ce #Events Sn D6 Writing a 1 in g input logic length B D6 P10 able ection on the cection of the cection on the cection on the cection on the cection of the cection on t | D5 P9 ontains the Inp apshot D5 Results the NBEVP sponding input to the SNAP wevel into the R D5 P9 orresponding in put to the SNAP wevel into the R | D4 P8 P8 P9 P9 P9 P9 P9 P9 P9 P9 | D3 P7 Evel at the momentum backets 27h D3 P7 Evel at the momentum backets at | P6 ent the snapsh D2 P2 ent the snapsh D2 d of the interna 2Ah and 2Bh of all 12 Input D2 P6 | D1 P5 not was perform D1 P1 not was perform D1 NBEV al unread Event of the FM6124 D1 P5 | P4 ned D0 P0 ned SNAP s Counter and write the p4 |
| P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State D7 Write Only: register and write Only: correspondin Pin Event I D7 P11 Pin Event En 0: Event dete 1: Event dete Pin Event I | f the internal by writing 0x0 hrough B D6 P10 This register cohrough A D6 Reset This register complete the correct writing a 1 in g input logic length B D6 P10 This register complete the correct writing a 1 in g input logic length B D6 P10 This register complete the correct writing a 1 in g input logic length B D6 P10 This register complete the correct writing a 1 in g input logic length B D6 P10 This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct writing a 1 in g input logic length B This register complete the correct write | D5 P9 ontains the Inp D5 erved ontains the Inp apshot D5 Reserved to the NBEVP sponding input to the SNAP we evel into the R D5 | D4 P8 P8 P9 P9 P9 P9 P9 P9 P9 P9 | D3 P7 Evel at the momentum backers 27h D3 P7 Evel at the momentum backers at the momentum backers at the momentum backers are shown as a snapshot read of the Register snapshot read of 29h D3 P7 abled tivated D3 | D2 P6 ent the snapsh D2 P2 ent the snapsh D2 I of the interna 2Ah and 2Bh of all 12 Input D2 P6 | D1 P5 not was perform D1 P1 NBEV al unread Event of the FM6124 D1 P5 | P4 ned D0 P0 ned SNAP s Counter and write the p4 D0 P4 |
| [15:0] 0x29 P11-P4 0x28 P3-P0 0x27 NBEV SNAP 0x26 | A snapshot of This is done Pin Pass-T D7 P11 Read Only: Pin Pass-T D7 Read Only: Pin State D7 Write Only: register and worte Only: correspondin Pin Event I D7 P11 Pin Event En 0: Event dete 1: Event dete Pin Event En 0: Event dete 1: Event dete 1: Event dete Pin Event I D7 | f the internal by writing 0x0 hrough B D6 P10 This register chrough A D6 Reset B Writing a 1 in g input logic length B D6 P10 Bable B D6 P10 Bable B Coction on the coction | D5 P9 ontains the Inp D5 erved ontains the Inp apshot D5 Reserved to the NBEVP sponding input to the SNAP we evel into the R D5 | D4 P8 P8 P9 P9 P9 P4 P4 P4 P4 P4 P4 P6 P6 P7 P8 P8 P8 P8 P8 P8 P8 P8 P8 | D3 P7 Evel at the momentum D3 P3 Evel at the momentum D3 B | D2 P6 ent the snapsh D2 P2 ent the snapsh D2 I of the interna 2Ah and 2Bh of all 12 Input D2 P6 | D1 P5 not was perform D1 P1 NBEV al unread Event of the FM6124 D1 P5 | P4 ned D0 P0 ned SNAP s Counter and write the p4 D0 P4 |



| 0x24 | Pin Event l | Rise/Fall A | | | | | | |
|----------|----------------|-----------------|-----------------|-------------------|----------------|------------------------------------|-----------------|-----------------|
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | P11 | P10 | Р9 | P8 | P7 | P6 | P5 | P4 |
| | | ggering condit | | | | 1: 7 | • | • |
| | | | | | | nding Input pin nding Input pin | | |
| 0x23 | Pin Event l | <u> </u> | u Low to Iligii | transition on t | ne correspor | iding input pin | | |
| OMZO | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | Resi | erved | | Р3 | P2 | P1 | P0 |
| P3 – P0 | Pin Event tri | ggering condit | | | 13 | 12 | - 11 | 10 |
| | 0: Pin will be | triggered by | a High to Low | | | nding Input pin | | |
| | | | a Low to High | transition on t | he correspor | nding Input pin | | |
| 0x22 | | nterrupt B | D.# | | D2 | | D1 | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 |
| P11-P4 | | errupt activate | | dan an Evant | uuill ka dataa | eted on the corre | an an din a inn | ut min |
| | | | | | | the corresponding | | ut pin |
| 0x21 | Pin Event i | | vatea (Eow) w | Hen a Event is | detected on | the corresponding | ig input pin | |
| V.I I | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | CLEAR | BF | B75F | B50F | Р3 | P2 | P1 | PO |
| CLEAR | | | | | | a Pin Event inter | | × |
| BF | Buffer Full: | | | | | | | 200 |
| | | | n will make th | e INT to become | ne Active th | en the Buffer Fu | ıll condition | s met |
| B75F | Buffer 75% I | | | D.IT. | | 4 P 66 | - 750/ F N | |
| B50F | Buffer 50% I | | n will make th | e IN I to become | ne Active th | en the Buffer ge | ts /5% Full | |
| DJUI | | | n will make th | e INT to become | ne Active th | en the Buffer ge | ts 50% Full | |
| P3 – P0 | | errupt activate | | | | 8, | | |
| | | | | | | eted on the corre | | ut pin |
| | | | | hen a Event is | detected on | the corresponding | ng Input pin | |
| 0x20 | | rder Contro | | D.4 | D2 - | Da. | D1 | D.0 |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | EBUFSI | | ERR | READIR | | | CMD[3:0] | |
| EBUFSIZE | | | | | | o a new value | | |
| [1:0] | | | | | | resetting the | Event Buff | er. Setting the |
| | EBUFSIZE | bits to a diff | erent value w | vill reset all ti | ne Event Bi | affer. | | |
| | | EBU | ECIZE Mos | x number of l | Exanta | User F-RAM | gigo | |
| | | | | | LVEIRS | | SIZC | |
| | | 00 | 400 | | | 0 VD-4 | | |
| | | 01 | 300 | | | 8 KBytes | | |
| | | 10 | 200 | | | 16 Kbytes | | |
| | | -11 | 100 | | | 24 KBytes | | |
| ERR | , | | | | they have | reach the end | of the Even | t Buffer when |
| | | | bit has no ef | | | | | |
| DIR | | | | | | er (RP) will be | e decremen | ted (instead o |
| | incremented | 1) when an e | vent has been | read out of t | ne Event B | utter. | | |



| 0x1D | Alarm – M | onth | | | | | | |
|---------------|------------------------|-------------------------------------|-----------------|------------------------------------|---------------------------|--------------------------|-------------------|----------------------|
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | M | 0 | 0 | 10 Month | Month.3 | Month.2 | Month.1 | Month.0 |
| | | | | d the mask bit | | | | |
| /M | | | | nth value to be | | | c. Setting this | bit to 1 |
| 0x1C | Alarm – Da | | ignore the Mor | nth value. Batte | ery-backed, rea | id/write. | | |
| UXIC | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | 0 | 10 date.1 | 10 date.0 | | | | |
| | Contains the | | | the mask bit to | Date.3 select or desel | Date.2 ect the Date v | Date.1 | Date.0 |
| /M | | | | e value to be u | | | | t to 1 causes |
| | | | he Date value. | Battery-backe | d, read/write. | | | |
| 0x1B | Alarm – Ho | | D# | | D2 | D4 | P4 | D.O. |
| | | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | M | 0 | 10 hours.1 | 10 hours.0 | Hours.3 | Hours2 | Hours.1 | Hours.0 |
| /M | | | | the mask bit the urs value to be | | | | sit to 1 agusas |
| / 1 V1 | | | | irs value to be e. Battery-back | | | . Setting this t | on to 1 causes |
| 0x1A | Alarm – M | | | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | <u></u> | 10 min.2 | 10 min.1 | 10 min.0 | Min.3 | Min.2 | Min.1 | Min.0 |
| | | | | and the mask b | | | | X |
| /M | | | | nutes value to b | | | gic. Setting this | s bit to 1 |
| 0x19 | | | ignore the Min | utes value. Bat | tery-backed, re | ead/write. | | |
| UX19 | Alarm – Se D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | $\frac{\mathbf{D}}{M}$ | | | | | | | |
| | | alarm value fo | 10 sec.1 | 10 sec.0 and the mask b | Seconds.3 | Seconds.2 | Seconds.1 | Seconds.0 |
| /M | | | | onds value to b | | | | s bit to 1 |
| | causes the ma | atch circuit to | | onds value. Bat | | | | |
| 0x18 | Companion | | | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SNL | AL/SW | F1 | F0 | VBC | FC | VTP1 | VTP0 |
| SNL | | er Lock: Settin onvolatile, read | | es registers 10h | to 17h and Si | NL read-only. | SNL cannot be | cleared once |
| AL/SW | | | | 1', the alarm n | natch drives the | e ACS pin as v | vell as the AF t | flag. When |
| | | | | will be driven | | | | |
| F(1.0) | | atile, read/writ | | | 1 100 | . 1 4 0 | 1 1 7 /07 | T 7 1 1. |
| F(1:0) | both '0'. Nor | | hese bits selec | et the frequency | y on the ACS p | oin when the C | AL and AL/SV | N bits are |
| | | | (1:0) | Set | ting F(| 1:0) | | |
| | | | 0 (default) | | - | 0 | | |
| | | 512 Hz (| | 327 | 768Hz 1 | 1 | | |
| VBC | VBAK Char | ger Control: Se | etting VBC to ' | 1' (and FC=0) | causes a 80 m | A (1 mA if FC | =1) trickle cha | rge current to |
| | | | | disables the cl | | | | -02 24110111 10 |
| FC | | | | =1) causes a ~1 | | | be supplied o | n V _{BAK} . |
| V/TD(1.0) | | | | urrent. Battery | | | on V is hele | yy tho |
| VTP(1:0) | | | | ip point for the will drive low f | | | | ow the |
| | | | (1:0) | ., 10 W 1 | or and bysteill. | 1 .om onume, I | | |
| | | | (factory defa | ault) | | | | |
| | 2.7 | 75V 01 | . • | * | | | | |
| | 2.9 3.0 | | | | | | | |
| | | | | | | | | |



| 0x17 | Serial Num | her Byte 7 | | | | | | |
|-------|------------------|---------------------------------|------------------|----------------|-----------------|---------------------------------|------------------|-----------|
| OMIT | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.63 | SN.62 | SN.61 | SN.60 | SN.59 | SN.58 | SN.57 | SN.56 |
| 0x16 | Serial Num | | 514.01 | 511.00 | 514.57 | 514.56 | 511.57 | 514.50 |
| UATU | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.55 | SN.54 | SN.53 | SN.52 | SN.51 | SN.50 | SN.49 | SN.48 |
| 0x15 | Serial Num | | 511.55 | 511.52 | 511.51 | 511.50 | 511.19 | 511.10 |
| 0.110 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.47 | SN.46 | SN.45 | SN.44 | SN.43 | SN.42 | SN.41 | SN.40 |
| 0x14 | Serial Num | | 35.0.10 | 201111 | 22.7.10 | | 20.000 | 22.11.10 |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.39 | SN.38 | SN.37 | SN.36 | SN.35 | SN.34 | SN.33 | SN.32 |
| 0x13 | Serial Num | ber Byte 3 | | | | • | | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.31 | SN.30 | SN.29 | SN.28 | SN.27 | SN.26 | SN.25 | SN.24 |
| 0x12 | Serial Num | ber Byte 2 | | | | | | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.23 | SN.22 | SN.21 | SN.20 | SN.19 | SN.18 | SN.17 | SN.16 |
| 0x11 | Serial Num | ber Byte 1 | | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.15 | SN.14 | SN.13 | SN.12 | SN.11 | SN.10 | SN.9 | SN.8 |
| 0x10 | Serial Num | ber Byte 0 | | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | SN.7 | SN.6 | SN.5 | SN.4 | SN.3 | SN.2 | SN.1 | SN.0 |
| | All serial nur | mber bytes are | read/write who | en SNL=0, rea | d-only when S | SNL=1. Nonvol | latile. | |
| 0.05 | T | | | | | | <u> </u> | |
| 0x0F | Event Cour D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | | |
| | EC.15 | EC.14 | EC.13 | EC.12 | EC.11 | EC.10 | EC.9 | EC.8 |
| | | er Byte 1. Incre ed when NVC | | | event on CN1 | input. Nonvol | attie when NV | C=1, |
| 0x0E | Event Coul | | o, read/write. | | | | | |
| ONOL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | EC.7 | EC.6 | EC.5 | EC.4 | EC.3 | EC.2 | EC.1 | EC.0 |
| | | | | | | input. Nonvol | | |
| | Battery-back | ed when NVC | =0, read/write. | 10 | | | | |
| 0.00 | T | | | | | | | |
| 0x0D | | nter Control | | D4 | D2 | | D1 | DA |
| ` | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| NIVO | NVC | - | - 0 41 41 1 | - 1.244. 11 | RC | WC | POLL | CP 1 |
| NVC | | | | | | onvolatile and e, which allows | | |
| | | power. Nonvo | | | Sunter volutile | , winen anows | counter operat | ion under |
| RC | Read Counte | r. Setting this | bit to 1 takes a | snapshot of th | | bytes allowing | the system to 1 | ead the |
| **** | | ut missing cou | | | | | | |
| WC | | | | | | er bytes. While | | |
| POLL | | | | | | ed by the user to 125ms. If POI | | |
| · OLL | | | | | | C oscillator mus | | |
| | | | | | | | | |
| CP | | | | | | P = 1. Nonvola | tile, read/write | |



| | Watchdo | og Control | | | | | | | |
|-----------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|-----------------------------------------------------------|------------------------------------------|-----------------------------------------------------------|---------------------------------------------------------------|-------------------------------------------|--------------|
| | D7 | D6 | D5 | D4 |] | D3 | D2 | D1 | D0 |
| | WDE | _ | _ | WDET4 | WI | DET3 | WDET2 | WDET1 | WDET0 |
| WDE | Watchdog | Enable: When | WDE=1, a wa | tchdog timer fa | ult will | cause th | ne RSTB signa | ıl to go active. V | |
| | | | s no effect on th | | | | | | |
| WDET(4:0) | | | | | | | | s (min.) resoluti | |
| | | | | | | | | y) to be set. New | |
| | | | n the timer is re | | | | | 3:0). To save po | wer (disable |
| | timei circt | iit), the End i ii | ne may be set t | o ali zeroes. No | Jiivoiau | ne, read/ | write. | | |
| | | Watchdog En | dTime | WDET4 V | VDET3 | WDET | 2 WDET1 V | WDET0 | |
| | | Disables Tim | | 0 | 0 | 0 | | 0 | |
| | | (min.) | (max.) | | | | | | |
| | | 60 ms | 200 ms | 0 | 0 | 0 | 0 | 1 | |
| | | 120 ms | 400 ms | 0 | 0 | 0 | 1 | 0 | |
| | | 180 ms | 600 ms | 0 | 0 | 0 | 1 | 1 | |
| | | : | : | | | | | | |
| | | 1200 ms | 4000 ms | 1 | 0 | 1 | 0 | 0 | |
| | | 1260 ms | 4200 ms | 1 | 0 | 1 | 0 | 1 | |
| | | 1320 ms | 4400 ms | 1 | 0 | 1 | 1 | 0 | |
| | | • | • | • | Ů | | | | |
| | | | · · · | _ | | | | | |
| | | 1740 ms | 5800 ms | 1 | 1 | 1 | 0 | 1 | |
| | | 1800 ms | 6000 ms | 1 | 1 | 1 | 1 | 0 | |
| 0. OD | *** / 1 1 | 1860 ms | 6200 ms | 1 | 1 | 1 | P | | |
| 0x0B | | g Control | D.5 | D4 | , | D2 | D2 | D1 | DA. |
| | D7 | D6 | D5 | D4 | | D3 | D2 | D1 | D0 |
| | - | | - | WDST4 | | OST3 | WDST2 | WDST1 | WDST0 |
| WDST(4:0) | | | | | | | | ms (max.) resolu | |
| | | | | | | | | v) to be set. New WR(3:0). Nonvo | |
| | read/write | | when the timer | is restarted by | | , ше тот | oo pattern to | W1C(3.0). 1 (011) C | ratife, |
| | | | | | *************************************** | | | | |
| | | | | | ,,,,,,,,, | |), | | |
| | | Watchdog Sta | | WDST4 V | | WDST | 2 WDST1 V | VDST0 | |
| | | Watchdog Sta 0 ms (default |) | WDST4 V | | WDST: | 2 WDST1 V 0 | VDST0 0 | |
| | | Watchdog Sta 0 ms (default (min.) |) (max.) | | | WDST: | | | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms | (max.) 25 ms | | | 0 | | 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms | (max.) 25 ms 50 ms | | | 0 | 0 | 0 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms | (max.) 25 ms | | | 0 | 0 | 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms | (max.) 25 ms 50 ms | 0 0 | | 0 | 0 | 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms | (max.) 25 ms 50 ms 75 ms | 0 0 | | 0 | 0 0 1 1 | 1 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms : 150 ms | (max.) 25 ms 50 ms 75 ms : | 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 1 1 | 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms | (max.) 25 ms 50 ms 75 ms | 0 0 | 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 | 0 1 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms | (max.) 25 ms 50 ms 75 ms : 500 ms 525 ms | 0 0 0 | VDST3 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 | 0 1 0 1 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms : 150 ms 157.5 ms 165 ms : | (max.) 25 ms 50 ms 75 ms : 500 ms 525 ms 550 ms | 0 0 0 1 1 1 | VDST3 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 0 | 0 1 0 1 0 1 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms : 150 ms 157.5 ms 165 ms : 217.5 ms | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 525 ms | 0 0 0 0 1 1 1 | VDST3 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 0 1 | 0 1 0 1 0 1 0 1 0 | |
| | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms : 150 ms 157.5 ms 165 ms : 217.5 ms 225 ms | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 550 ms 725 ms 750 ms | 0 0 0 0 1 1 1 1 | VDST3 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 1 | 0 1 0 1 0 1 | |
| 0×0 4 | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms 165 ms 217.5 ms 225 ms 225 ms | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 525 ms | 0 0 0 0 1 1 1 | VDST3 0 0 0 0 0 | 0 0 0 0 | 0 0 1 1 0 0 0 1 | 0 1 0 1 0 1 0 1 0 | |
| 0x0A | Watchdo | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms 165 ms 217.5 ms 225 ms 225 ms 232.5 ms | (max.) 25 ms 50 ms 75 ms : 500 ms 525 ms 550 ms : 725 ms 750 ms 775 ms | 0 0 0 0 1 1 1 1 | VDST3 0 0 0 0 0 0 0 | 0 0 0 0 1 1 1 1 | 0 0 1 1 0 0 1 | 0 1 0 1 0 1 0 | Dú |
| 0x0A | | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms 165 ms 217.5 ms 225 ms 225 ms | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 550 ms 725 ms 750 ms | 0 0 0 0 1 1 1 1 | VDST3 0 0 0 0 0 0 1 1 1 | 0 0 0 0 1 1 1 1 1 | 0 0 1 1 0 0 1 1 | 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 D1 | D0 |
| | Watchdo D7 | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms 165 ms 217.5 ms 225 ms 232.5 ms og Restart D6 | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 550 ms 725 ms 775 ms | 0 0 0 1 1 1 1 1 1 1 | VDST3 0 0 0 0 0 0 1 1 1 W | 0 0 0 0 1 1 1 1 1 1 | 0 0 1 1 0 0 1 1 1 D2 WR2 | 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 | WR0 |
| 0x0A WR(3:0) | Watchdo D7 | Watchdog Sta 0 ms (default (min.) 7.5 ms 15.0 ms 22.5 ms 150 ms 157.5 ms 165 ms 217.5 ms 225 ms 232.5 ms og Restart D6 Restart. Writi | (max.) 25 ms 50 ms 75 ms 500 ms 525 ms 550 ms 550 ms 775 ms 775 ms D5 | 0 0 0 0 1 1 1 1 1 1 1 D4 | VDST3 0 0 0 0 0 0 1 1 1 W0) resta | 0 0 0 0 1 1 1 1 1 1 1 D3 | 0 0 1 1 0 0 1 1 0 1 1 D2 wratchdog time | 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 D1 | WR0 |



| 0x09 | Watchdo | g Flags | | | | | | |
|------|----------------------------------------------------|--------------------------------------------------------------------|------------------------------------------------------|----------------------------------------------|-------------------------------------|--------------------|--------------------------------------------------------|------------------------|
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | EWDF | LWDF | POR | LB | - | - | - | - |
| EWDF | StartTime) | , the RSTB pi ould be set if | n is driven low | and this flag is | set. It must be | cleared by the | the programme user. Note that by the user. Ba | both EWDF |
| LWDF | Late Watch watchdog I the user. N cleared by | ndog Timer Fa EndTime) or r Note that both the user. Batt | no restart occurs LWDF and PO tery-backed, rea | s, the RSTB pin R could be set ind/write. | is driven low a f both reset sou | and this flag is a | ter the programmeset. It must be curred since the fl | eleared by ags were |
| POR | will not set | t this flag. Not ve occurred si | te that one or bo | oth of the watch | dog flags and t | he POR flag co | be set to 1. A pould be set if both write. (internally | h reset |
| LB | V _{DD} <v<sub>BAK values show</v<sub> | , this bit will luld be treated | be set to '1'. Al | l registers need he user should o | to be re-initiali | zed since the b | RTC/alarm when attery-backed rone system. Batt | egister |
| 0x08 | | ping – Years | | T . | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | Year.1 rears; upper nibb r is 0-99. Batter | |
| 0x07 | 1 | ping – Mont | ths | | | | 0 | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | nibble (one backed, rea | e bit) contains ad/write. | the upper digit | | | | Month.1 erates from 0 to egister is 1-12. I | |
| 0x06 | | _ | of the month | D4 | D2 4 | Da | D1 | DO |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | bble contains | | | | | Date.1 ligit and operate egister is 1-31. E | |
| 0x05 | Timekee | ping – Day o | of the week | | | | _ | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | 0 | 0 | 0 | 0 | 0 | Day.2 | Day.1 | Day.0 |
| | from 1 to 7 date. Batte | then returns ry-backed, rea | to 1. The user nad/write. | | | | a ring counter th ay is not integra | |
| 0x04 | | ping – Hour | | | | D4 | D4 | D.O. |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | to 9; upper Battery-ba | nibble (two b cked, read/wri | oits) contains the | | | | Hours.1 r digit and opera | |
| 0x03 | | ping – Minu | | T | T | | | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | 10 min.1 of minutes. Lotes digit and ope | | | | Min.1 tes from 0 to 9; | |



| | типекеер | ing – Secon | ds | | | | | |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | 0 | 10 sec.2 | 10 sec.1 | 10 sec.0 | Seconds.3 | Seconds.2 | Seconds.1 | Seconds.0 |
| | Contains th | | | ver nibble contain | | | | |
| | | | | m 0 to 5. The rai | | | | |
| 0x01 | CAL/Con | trol | - | | | | | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | - | - | CALS | CAL.4 | CAL.3 | CAL.2 | CAL.1 | CAL.0 |
| CALS | | | | ration adjustment when CAL=1. N | | | o or as a subtrac | ction from the |
| CAL.4-0 | | | | the calibration | | | be written only | when |
| | | onvolatile, read | | | | | | |
| | | | | | | | | |
| 0x00 | RTC/Alar | m Control | | | | | | |
| | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | OSCEN | AF | CF | AEN | Reserved | CAL | W | R |
| | | | | | | | | |
| ΔF | read/write. | | | • | | | llator. Battery-l | |
| AF | read/write. Alarm Flag | : This bit is se | t to 1 when the | time and date m | natch the value | s stored in the | llator. Battery-l | backed, |
| AF CF | read/write. Alarm Flag Match bit(s Century Ov indicates a r century info clear bit) | : This bit is se) = 0. The use erflow Flag: The century, sometion as ne | t to 1 when the er must clear it This bit is set to uch as going fi eded. The user | time and date m to '0'. Battery-b a 1 when the va com 1999 to 200 must clear the C | natch the value acked. (internalues in the yea 0 or 2099 to 2 CF bit to '0'. B | s stored in the ally set, user I ars register ow 100. The user attery-backed | e alarm registers must clear bit) erflows from 99 should record t . (internally set | oacked, s with the to 00. This he new , user must |
| | read/write. Alarm Flag Match bit(s Century Ov indicates a s century info clear bit) Alarm Enal an active-lo | : This bit is se) = 0. The use erflow Flag: T new century, s ormation as ne ble: This bit er w alarm. The | t to 1 when the er must clear it. This bit is set to uch as going freded. The user mables the alarm state of the AC | time and date m to '0'. Battery-b a 1 when the va rom 1999 to 200 | natch the value acked. (internallues in the yea 0 or 2099 to 2 CF bit to '0'. B | s stored in the ally set, user I ally set, user I 100. The user lattery-backed and CAL clear when AEN is o | e alarm registers must clear bit) erflows from 99 should record t . (internally set, red), the ACS p cleared, no new | oacked, s with the to to 00. This he new to user must in operates as alarm events |
| CF | read/write. Alarm Flag Match bit(s Century Ov indicates a r century info clear bit) Alarm Enal an active-lo that set the Calibration | : This bit is se) = 0. The use erflow Flag: The century, sometion as ne ble: This bit error walarm. The AF bit will be Mode: When | t to 1 when the er must clear it. This bit is set to uch as going fieded. The user mables the alarm state of the AC generated. CleCAL is set to 1 | time and date m to '0'. Battery-b a 1 when the va com 1999 to 200 must clear the C in function. When S pin is detailed earing the AEN , the clock enter | natch the value acked. (internatives in the year 0 or 2099 to 2 CF bit to '0'. B AEN is set (a in Table 2. V bit does not ausse calibration n | s stored in the ally set, user is user segister over 100. The user attery-backed and CAL clear when AEN is a tomatically clear ode. When C | e alarm registers must clear bit) erflows from 99 should record t (internally set. red), the ACS p bleared, no new ear AF. Battery AL is set to 0, t | oacked, s with the to 00. This he new user must in operates as alarm events -backed. |
| CF | read/write. Alarm Flag Match bit(s Century Ov indicates a recentury information clear bit) Alarm Enable an active-lot that set the Calibration operates no Write Time them with utimekeeping | : This bit is se) = 0. The use erflow Flag: The new century, so the century, so the century is the century. The century is the century is the century is the century in the century in the century in the century is the century in the century in the century in the century is the century in the century in the century in the century in the century is the century in the century in the century in the century in the century is the century in the century in the century in the century is the century in the century is the century in the century in the century in the century is the century in th | t to 1 when the er must clear it. This bit is set to uch as going fieded. The user mables the alarm state of the AC generated. Cle CAL is set to 1 e ACS pin is cov bit to 1 freezo. Setting the Wttery-backed, ro | time and date m to '0'. Battery-b a 1 when the va om 1999 to 200 must clear the C in function. When S pin is detailed earing the AEN , the clock enter ontrolled by the bes updates of the bit to 0 causes tead/write. | natch the value acked. (internature in the year of or 2099 to 2 CF bit to '0'. Be a AEN is set (a in Table 2. Votit does not auss calibration in RTC alarm. Be user timekeep the contents of | s stored in the ally set, user in the set of | e alarm registers must clear bit) erflows from 99 should record to (internally set) red), the ACS p cleared, no new ear AF. Battery AL is set to 0, to read/write. The user can the | oacked, s with the to to 00. This he new user must in operates as alarm events r-backed. the clock the clock |
| CF AEN CAL | read/write. Alarm Flag Match bit(s Century Ov indicates a recentury info clear bit) Alarm Enale an active-lo that set the Calibration operates no Write Time them with u timekeeping Read Time registers, Ti | : This bit is se) = 0. The use erflow Flag: T new century, s prmation as ne ble: This bit er w alarm. The AF bit will be Mode: When rmally, and the . Setting the V updated values g counters. Ba Setting the R he user can the 0 to 1 causes | t to 1 when the er must clear it. This bit is set to uch as going fieded. The user tables the alarm state of the AC generated. Cle CAL is set to be ACS pin is covered bit to '1' copie en read them we | time and date m to '0'. Battery-b a 1 when the va om 1999 to 200 must clear the C in function. When S pin is detailed earing the AEN , the clock enter ontrolled by the es updates of the bit to 0 causes t | natch the value acked. (internatures in the year of or 2099 to 2 CF bit to '0'. Be a AEN is set (a in Table 2. White does not australiant alarm. Be user timekeep the contents of the timekeep over changing | s stored in the ally set, user in the set of | e alarm registers must clear bit) erflows from 99 should record t. (internally set. ered), the ACS peleared, no new ear AF. Battery AL is set to 0, tread/write. The user can the sters to be trans places it into the g system errors | backed, by to 00. This he new, user must in operates as alarm events rebacked. The clock the cl |



Electrical Specifications

Absolute Maximum Ratings

| Symbol | Description | Ratings | | |
|--------------------|-----------------------------------------------------------|--------------------------|--|--|
| V_{DD} | Power Supply Voltage with respect to V _{SS} | -1.0V to +3.6V | | |
| $ m V_{IN}$ | Voltage on any signal pin with respect to V _{SS} | -1.0V to +5.0V and | | |
| | | $V_{IN} < V_{DD} + 1.0V$ | | |
| V_{BAK} | Backup Supply Voltage | -1.0V to +4.5V | | |
| T_{STG} | Storage Temperature | -55°C to + 125°C | | |
| T_{LEAD} | Lead Temperature (Soldering, 10 seconds) | 300° C | | |
| V_{ESD} | Electrostatic Discharge Voltage | | | |
| | - Human Body Model (JEDEC Std JESD22-A114-E) | TBD | | |
| | - Charged Device Model (JEDEC Std JESD22-C101-C) | TBD | | |
| | - Machine Model (JEDEC Std JESD22-A115-A) | TBD | | |
| | Package Moisture Sensitivity Level | MSL-3 | | |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 3.0 \text{ V to} 3.6 \text{ V}$ unless otherwise specified)

| Symbol | Parameter | Min | Тур | Max | Units | Notes |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|------|-----------------------------------------------------------------|-------------|-------|
| V_{DD} | Main Power Supply | 3.0 | - | 3.6 | V | 1 |
| I_{DD} | V _{DD} Supply Current (VBC=0) | | | | mA | |
| I_{SB} | Standby Current Trickle Charger Off (VBC=0) | | | 50 | μА | 3 |
| V_{BAK} | RTC Backup Voltage | 2.0 | 3.0 | 3.6 | V | 4 |
| I_{BAK} | RTC Backup Current | | | 1 | μΑ | 5 |
| I _{BAKTC} | Trickle Charge Current with V_{BAK} =0V Fast Charge Off (FC = 0) Fast Charge On (FC = 1) | 50 200 | 12 | 200 2500 | μΑ μΑ | 6 |
| V_{TP0} | V _{DD} Trip Point Voltage for MCU companion & RTC, VTP(1:0) = 00b | 2.55 | 2.6 | 2.70 | V | 7 |
| V_{TP1} | V _{DD} Trip Point Voltage for MCU companion & RTC, VTP(1:0) = 01b | 2.70 | 2.75 | 2.85 | V | 7 |
| V_{TP2} | V _{DD} Trip Point Voltage for MCU companion & RTC, VTP(1:0) = 10b | 2.80 | 2.9 | 2.97 | V | 7 |
| V_{TP3} | V _{DD} Trip Point Voltage for MCU companion & RTC, VTP(1:0) = 11b | 2.93 | 3.0 | 3.13 | V | 7 |
| V _{RST} | $V_{BAK} > V_{BAK}$ min $V_{BAK} < V_{BAK}$ min | 0 1.6 | | | V V | |
| V_{SW} | Battery Switchover Voltage | 2.0 | | 2.7 | V | |
| I_{LI} | Input Leakage Current | | | TBD | μΑ | |
| I_{LO} | Output Leakage Current | | | TBD | μΑ | |
| $V_{\rm IL}$ | $ \begin{array}{l} \text{Input Low Voltage} \\ \text{All inputs except as listed below} \\ \text{CNT battery-backed } (V_{DD} < V_{SW}) \\ \text{CNT } (V_{DD} > V_{SW}) \end{array} $ | -0.3 -0.3 -0.3 | | 0.3 V _{DD} 0.5 0.8 | V V V | |
| V_{IH} | $\label{eq:local_problem} \begin{split} & \text{Input High Voltage} \\ & \text{All inputs except as listed below} \\ & \text{CNT battery-backed } (V_{DD} < V_{SW}) \\ & \text{CNT } V_{DD} > V_{SW} \\ & \text{PFI} \end{split}$ | $\begin{array}{c} 0.7 \ V_{DD} \\ V_{BAK} - 0.5 \\ 0.7 \ V_{DD} \\ - \end{array}$ | | $V_{DD} + 0.3 \\ V_{BAK} + 0.3 \\ V_{DD} + 0.3 \\ V_{DD} + 0.3$ | V V V | |

Continued >>



DC Operating Conditions, continued ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 3.0 \text{ V to} 3.6 \text{ V}$ unless otherwise specified)

| Symbol | Parameter | Min | Тур | Max | Units | Notes |
|-------------------|----------------------------------------------|-----------------------|------|-------|-------|-------|
| V_{OL} | Output Low Voltage @ $I_{OL} = 3 \text{ mA}$ | - | | 0.4 | V | |
| V_{OH} | Output High Voltage | | | | | |
| | (PFO) @ $I_{OH} = -2 \text{ mA}$ | $V_{\mathrm{DD}}-0.8$ | | = | V | |
| R _{RSTB} | Pull-up resistance for RSTB inactive | 50 | | 400 | ΚΩ | |
| V_{PFI} | Power Fail Input Reference Voltage | 1.475 | 1.50 | 1.525 | V | |
| V_{HYS} | Power Fail Input (PFI) Hysteresis (Rising) | | - | 100 | mV | |

Notes

- 1. Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- 2. All inputs at V_{SS} or V_{DD} , static. Trickle charger off (VBC=0).
- 3. The VBAK trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 4. $V_{BAK} = 3.0 \text{V}$, $V_{DD} < V_{SW}$, oscillator running, CNT at VBAK.
- 5. V_{BAK} will source current when trickle charge is enabled (VBC bit=1), $V_{DD} > V_{BAK}$, and $V_{BAK} < V_{BAK}$ max.
- 6. This is the V_{DD} supply current contributed by enabling the trickle charger circuit, and does not account for I_{BAKTC} .
- 7. The minimum V_{DD} to guarantee the level of RSTB remains a valid V_{OL} level.

AC Parameters (T_A = -40° C to +85° C, V_{DD} = 3.0V to 3.6V, C_L = 100 pF unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Notes |
|---------------------|------------------------------------------|-----|-----|-------|-------|
| f_{SCL} | SCL Clock Frequency | 0 | 100 | kHz | |
| t_{LOW} | Clock Low Period | 4.7 | | μs | |
| t _{HIGH} | Clock High Period | 4.0 | | μs | |
| t_{AA} | SCL Low to SDA Data Out Valid | | 3 | μs | |
| $t_{ m BUF}$ | Bus Free Before New Transmission | 4.7 | | μs | |
| t _{HD:STA} | Start Condition Hold Time | 4.0 | | μs | |
| $t_{SU:STA}$ | Start Condition Setup for Repeated Start | 4.7 | | μs | |
| $t_{\rm HD:DAT}$ | Data In Hold Time | 0 | | ns | |
| t _{SU:DAT} | Data In Setup Time | TBD | | ns | |
| t_R | Input Rise Time | | TBD | ns | 1 |
| t_{F} | Input Fall Time | | TBD | ns | 1 |
| t _{SU:STO} | Stop Condition Setup Time | 4.0 | | μs | |
| t_{DH} | Data Output Hold (from SCL @ VIL) | 0 |) | ns | |

All SCL specifications as well as start and stop conditions apply to both read and write operations.

Supervisor Timing ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 3.0 \text{ V to} 3.6 \text{ V}$)

| Symbol | Parameter | Min | Max | Units | Notes |
|---------------------|--------------------------------------------------------|---------------------|----------------|-------|-------|
| t_{RPW} | RSTB Pulse Width (active low time) | 30 | 100 | ms | |
| t_{RNR} | RSTB Response Time to $V_{DD} < V_{TP}$ (noise filter) | 7 | 25 | μs | 1 |
| t_{VR} | V _{DD} Rise Time | 50 | - | μs/V | 1,2 |
| $t_{ m VF}$ | V _{DD} Fall Time | 100 | - | μs/V | 1,2 |
| t_{WDST} | Watchdog StartTime | $0.3*t_{DOG1}$ | $t_{ m DOG1}$ | ms | 3 |
| t_{WDET} | Watchdog EndTime | t_{DOG2} | $3.3*t_{DOG2}$ | ms | 3 |
| f_{CNT} | Frequency of Event Counter | 0 | TBD | kHz | |

Notes

- 1 This parameter is characterized but not tested.
- 2 Slope measured at any point on V_{DD} waveform.
- t_{DOG1} is the programmed StartTime and t_{DOG2} is the programmed EndTime in registers 0Bh and 0Ch, $t_{DD} > t_{TP}$, and t_{RPU} satisfied. The StartTime has a resolution of 25ms. The EndTime has a resolution of 60ms.
- 4 The RSTB pin will drive low for this amount of time after the internal reset circuit is activated due to a watchdog, low voltage, or manual reset event.



Capacitance $(T_A = 25^{\circ} C, f=1.0 MHz, V_{DD} = 3.0V)$

| Symbol | Parameter | Тур | Max | Units | Notes |
|-----------|-------------------------------------------------|-----|-----|-------|-------|
| C_{IO} | Input/Output Capacitance | - | 20 | pF | 1 |
| C_{XTL} | X1, X2 Crystal pin Capacitance | 25 | - | pF | 1, 2 |
| C_{CNT} | Max. Allowable Capacitance on CNT (polled mode) | - | 100 | pF | |

Notes

- 1 This parameter is characterized but not tested.
- 2 The crystal attached to the X1/X2 pins must be rated as 12.5pF.

Data Retention ($V_{DD} = 3.0 V$ to 3.6 V)

| Parameter | Min | Units | Notes |
|----------------|-----|-------|-------|
| Data Retention | 10 | Years | |

AC Test Conditions


Input Pulse Levels \$10%\$ and 90% of V_{DD}

 $\begin{array}{ll} \text{Input Rise and Fall Times} & 5 \text{ ns} \\ \text{Input and Output Timing Levels} & 0.5 \text{ V}_{DD} \\ \text{Output Load Capacitance} & 100 \text{ pF} \end{array}$


Diagram Notes

All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.


Read Bus Timing



Write Bus Timing



RSTB Timing





FM6124 Interface Code Example

The following C code provides an example of basic interface to the FM6124 using Ramtron's High Performance VRS51L2070 (8051-based) MCU.

```
// $Date: 2008-03-10 13:04:43 -0400 (Mon, 10 Mar 2008) $
// $Rev: 250 $
// $Author: smalo $
// $fm6124 basic example vrs2070.c $
// Description: This file contains code examples for a
           Host MCU (Ramtron VRS51L2070) communicating with an
//
//
            Event Data Recorder (Ramtron FM6124 EDR).
           The host MCU is connected to the FM6124 with an I2C interface.
//
//
           The compiler used for this example is SDCC 2.7.0
           For the purpose of this example, the device selection bits
// Remarks:
           of the FM6124 (A0 and A1) are fixed to 1.
//
           See global variable "g_uiI2CDevSelect".
//
// Copyright (C) 2008 Ramtron International Corporation
#include <malloc.h>
#include "VRS51L2070 SDCC.h"
                          // VRS51L2070 registers definitions
#include "fm6124.h"
                           // FM6124 registers definitions
// Function Prototypes
// I2C Init functions
void
      InitI2C();
      IsI2CSlaveReady(ruint8 a_uiSlaveId);
rbool
// FM6124 Access functions
ruint8 FM6124ReadReg(ruint8 a_uiRegAddr);
rbool
      FM6124WriteReg(ruint8 a_uiRegAddr, ruint8 a_uiRegValue)
      FM6124WriteRTC(struct SBCDDate *a poDate);
rbool
ruint8 FM6124ReadFRAM(ruint16 a_uiFramAddr);
      FM6124WriteFRAM(ruint16 a_uiFramAddr, ruint8 a_uiValue);
rbool
      FM6124ReadEventAtRP(struct SEvent *a poEvent);
rbool
      FM6124StreamEventsAtRP(ruint8* a_puiEvents, ruint8 a_uiNbEvents);
rbool
// Utility functions
      Delay(ruint16 a uiDelayMs);
void
      CreateEventsP5(ruint16 a uiNbEvents);
rbool
// Global variables
const ruint8 g uiI2CDevSelect = 0x03 << 1;</pre>
```



```
// Function:
                  main
// Description:
                  main function of the program
// Parameters:
                  None
// Return value:
                  int: Error Code
// Remarks:
                  For the purpose of this example, the return values
                  of functions are not verified. In a real application,
//
//
                  return values should be verified in order to make sure that
//
                  any all operations have completed successfully.
int
main()
     idata ruint8
                          l uiDataByte
                                         = 0x00;
                          1 uiNbEvents
     idata ruint16
                                         = 0x0000;
    xdata struct SBCDDate l oRTCValue;
   __xdata struct SEvent
                        l_oEvent;
    xdata ruint8*
                          1 puiEvents
                                         = NULL;
   // INIT Phase
   ^{\prime\prime} // Initialize I2C interface, making sure FM6124 is responding.
   InitI2C();
   // Reset RTC to a defined value
   l oRTCValue.uiSeconds
   l oRTCValue.uiMinutes
                         = 0x01;
   l oRTCValue.uiHours
                          = 0x02;
   l oRTCValue.uiDay
                          = 0x03;
                          = 0x10;
   l oRTCValue.uiDate
   l oRTCValue.uiMonth
                          = 0x09;
   l oRTCValue.uiYear
                          = 0x07;
   FM6124WriteRTC(&l oRTCValue);
   // Configure Event Buffer to 1000 Events
   FM6124WriteReg(EDR REG BUFFER CTRL, EDR BC CMD EB SIZE | EDR BC VAR 3000 EVENTS);
   Delay(1);
   FM6124WriteReq(EDR REG BUFFER CTRL, EDR BC CMD EB SIZE | EDR BC VAR 1000 EVENTS);
   // Make sure FM6124 has enough time to setup the new Event Buffer (100us required)
   Delay(1);
   // F-RAM Write/Read
   // Write a Byte into the F-RAM at address 0x0000
   FM6124WriteFRAM(0x0000, 0xBD);
   // Read a Byte of Data in the F-RAM at address 0x0000
   l uiDataByte = FM6124ReadFRAM(0x0000);
   // Create Events
// Enable Event Recording of Digital Input
                                           4-11 (Rising Edges)
   FM6124WriteReg(EDR_REG_PIN_RF_B, 0xFF);
   FM6124WriteReg(EDR REG PIN EE B, 0xFF);
   // Make sure FM6124 has enough time to enable Event Recording (100us required)
   Delay(1);
   // Disable Event Recording
   FM6124WriteReg(EDR REG PIN EE B, 0x00);
   // Read Events
   // Read Number of Events (Number of Events between RP and WP)
   FM6124WriteReg(EDR REG PIN SNAP, 0x02);
   l uiNbEvents = FM6124ReadReg(EDR REG EVENT COUNT MSB);
   l uiNbEvents <<= 8;
   l uiNbEvents |= FM6124ReadReg(EDR REG EVENT COUNT LSB);
   // Read newest event:
   // 1- Move RP to the last event
   FM6124WriteReg(EDR_REG_BUFFER_CTRL, EDR_BC_CMD_LAST);
   // 2- Read Event
   FM6124ReadEventAtRP(&l oEvent);
```



```
// Read 5 oldest Events by streaming:
   // 1- Move RP to first event:
   FM6124WriteReg(EDR REG BUFFER CTRL, EDR BC CMD FIRST);
   // 2- Allocate memory for 5 Events
   1 puiEvents = malloc(5 * sizeof(struct SEvent));
   /\overline{/} 3- Stream 5 Events
   if (1 puiEvents != NULL)
       FM6124StreamEventsAtRP(l_puiEvents, 5);
   // Final note: to "see" the result of this example, it can be executed with
   // Ramtron's Versaware JTAG debugger. At this point, you can verify that all operations
   // were completed successfully by looking at the memory content of the Host MCU
   // running this program.
   if (l uiDataByte != 0xBD)
       return 1;
   if (l_uiNbEvents != 10)
       return 2;
   return 0;
InitI2C
// Function:
// Description:
                  Enable and initialize I2C in MASTER Mode
// Parameters:
                  None
// Return value:
                  None
// Remarks:
                  None
void
InitI2C()
   // Enable I2C module
   PERIPHEN1 |= 0x20;
   // Init the transmit portion of the I2CRXTX buffer
   // I2C Master
   I2CCONFIG
             = 0x01;
   I2CIDCFG
              = 0x41;
   // I2C Comm Speed = 96.15 Khz (Max speed of FM6124 is 100kHz)
             = 0 \times 0 C_i
   12CTIMING
   // Make sure FM6124 is responding
   while(!IsI2CSlaveReady(I2C_ID_EDR))
       Delay(1000);
}
```



```
// Function:
                  IsI2CSlaveReadv
// Description:
                  Check if an I2C Slave module is ready by issuing a write
                  operation. We abort the write operation after the I2C Id
//
                  is transmitted. If the I2C Id is Acknowledged, it means
//
                  that the I2C slave module is ready.
                  ruint8 a uiSlaveId: Id of the Slave Module to check
// Parameters:
// Return value:
                  rbool: RFALSE = Slave is not ready
                         RTRUE = Slave is ready
// Remarks:
                  None
rbool
IsI2CSlaveReady(ruint8 a uiSlaveId)
   // Send Write command to Slave Module
   I2CRXTX = a uiSlaveId | g uiI2CDevSelect | IC2 WRITE;
   // Wait for TX Buffer to be empty
   while(!(I2CSTATUS & 0x01));
   // Wait for I2C to be Idle
   // This will generate a STOP and cancel the Write operation
   while(!(I2CSTATUS & 0x08));
   if (I2CSTATUS & 0x40)
       // No ACK received, Slave Module is not ready
       return RFALSE;
   }
   return RTRUE;
FM6124ReadReg
// Function:
                  Read a Register of the FM6124
// Description:
// Parameters:
                  ruint8 a uiRegAddr
// Return value:
                  ruint8: Value of the register read
                  To Read a register on the I2C, we first need to "fake" a write operation in order to send the register address to the
// Remarks:
//
                  slave module.
ruint8
FM6124ReadReg(ruint8 a_uiRegAddr)
   ruint8 l_uiValue = 0x00;
   // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0 \times 01) == 0);
   // Dummy Read to clear the I2CRXAVF
   l_uiValue = I2CRXTX;
   /\overline{/} "Fake" write operation to send the register address we want to read
   I2CRXTX = I2C_ID_EDR | g_uiI2CDevSelect | IC2_WRITE;
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Make sure we received an ACK.
   if (I2CSTATUS & 0xC0)
       return 0xFF;
   // Send Read Address
   I2CRXTX = a uiRegAddr;
   // Wait for I2C to be Idle and generate a STOP
   while(!(I2CSTATUS & 0x08));
   // Make sure we received an ACK.
   if (I2CSTATUS & 0xC0)
       return 0xFF;
   }
```



```
// READ OPERATION
   // Dummy Read to clear the I2CRXAVF
   1 uiValue = I2CRXTX;
    /\overline{/} Make sure we will ACK the Data we will receive
   12CCONFIG &= 0xFD;
   // Now, send the Read command to the FM6124
   I2CRXTX = I2C_ID_EDR | g_uiI2CDevSelect | IC2_READ;
    // Wait for Data to comeback
   while(!(I2CSTATUS & 0x02));
   l uiValue = I2CRXTX;
    /\overline{/} Stop the transaction
   I2CCONFIG = 0x02;
    // Wait for I2C to be Idle and generate a STOP
   while(!(I2CSTATUS & 0x08));
   return l uiValue;
// Function:
                   FM6124WriteReg
// Description:
                  Write a Register of the FM6124
// Parameters:
                  ruint8 a_uiRegAddr
//
                  ruint8 a_uiRegValue
// Return value:
                   rbool: RTRUE = Operation Ok.
// Remarks:
                  None
rbool
FM6124WriteReg(ruint8 a uiRegAddr, ruint8 a uiRegValue)
    // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Send Write command
   I2CRXTX = I2C_ID_EDR | g_uiI2CDevSelect | IC2_WRITE;
    // Wait for TX Buffer to be empty
   while ((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
       return RFALSE;
    // Send Write Address
   I2CRXTX = a_uiRegAddr;
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01)
    // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
    {
       return RFALSE;
    // Send Write Data
    I2CRXTX = a uiRegValue;
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
    {
       return RFALSE;
    // Wait for I2C to be Idle, this will generate a STOP
   while(!(I2CSTATUS & 0x08));
    // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   return RTRUE;
}
```



```
// Function:
                   FM6124WriteRTC
// Description:
                   Write all registers of the RTC of the FM6124.
// Parameters:
                   struct SBCDDate *a_poDate: Date to be written
// Return value:
                   rbool: RFALSE = Error during read operation.
// Remarks:
                   None
rbool
FM6124WriteRTC(struct SBCDDate *a poDate)
   ruint8 l_uiCounter
   \verb"ruint8 * \overline{1} \_ \verb"puiDateElement"
                              = NULL;
   ruint8 l uiRTCRegValue
                              = 0x00;
    // First, we need to read the RTC register of the FM6124
   l uiRTCRegValue = FM6124ReadReg(EDR REG RTC);
   // Next, we need to enable the writing of the RTC
    l_uiRTCRegValue |= 0x02;
   FM6124WriteReg(EDR_REG_RTC, l_uiRTCRegValue);
    // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Send Write command to Slave Module
   I2CRXTX = I2C_ID_EDR | g_uiI2CDevSelect | IC2_WRITE;
    // Wait for TX Buffer to be empty
   while ((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
       return RFALSE;
    // Send Write Address
   I2CRXTX = EDR REG RTC SECS;
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
       return RFALSE;
    }
    // Write RTC Data
   1 puiDateElement = &(a_poDate->uiSeconds);
    for (1 uiCounter = 0; 1 uiCounter < 7; 1 uiCounter+
       I2CRXTX = *1 puiDateElement;
       // Wait for TX Buffer to be empty
       while ((I2CSTATUS & 0x01) == 0);
       // Make sure we received an ACK and that there was no error during transfer
          (I2CSTATUS & 0xC0)
           return RFALSE;
       l puiDateElement++;
    // Wait for I2C to be Idle, This will generate a STOP
   while(!(I2CSTATUS & 0x08));
    // Now, we need to restore the original RTC register value.
   // Clear "W" bit
    // Make sure Oscillator is running: Clear /OSCEN bit
   l uiRTCReqValue &= 0x7D;
   FM6124WriteReg(EDR REG RTC, l uiRTCRegValue);
   return RTRUE;
```



```
// Function:
                   FM6124ReadFRAM
// Description:
                   Read 1 byte of Data in the F-RAM of the FM6124
// Parameters:
                   ruint16 a uiFramAddr
// Return value:
                   ruint8: Byte read
// Remarks:
                   To Read a data on the I2C, we first need to "fake"
                   a write operation in order to send the memory address to the
//
//
                   slave module.
ruint8
FM6124ReadFRAM(ruint16 a_uiFramAddr)
   ruint8 l uiDataRead;
   // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Dummy Read to clear the I2CRXAVF
   1_uiDataRead = I2CRXTX;
// Send Write command to FM6124
   I2CRXTX = I2C ID FM | q uiI2CDevSelect | IC2 WRITE;
    // Wait for \overline{TX} \overline{Buffer} to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
       return 0xFF;
    // Send Read Address, 8 MSB
   I2CRXTX = (a uiFramAddr >> 8) & 0xFF;
    // Wait for TX Buffer to be empty
   while ((I2CSTATUS \& 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return 0xFF;
    // Send Read Address, 8 LSB
    I2CRXTX = a uiFramAddr & 0xFF;
    // Wait for I2C to be Idle, This will generate a STOP
   while(!(I2CSTATUS & 0x08));
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return 0xFF;
    // Now, send the Read command to the FM6124
   I2CRXTX = I2C ID FM | g_uiI2CDevSelect | IC2_READ;
    // Wait for Data to comeback
   while(!(I2CSTATUS & 0x02));
   l uiDataRead = I2CRXTX;
    // Stop the transaction
   I2CCONFIG \mid = 0x02;
    // Wait for I2C to be Idle, This will generate a STOP
   while(!(I2CSTATUS & 0x08));
    // Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
       return 0xFF;
   return l uiDataRead;
```



```
// Function:
                  FM6124WriteFRAM
// Description:
                  Write 1 byte of Data into the FRAM of the FM6124
// Parameters:
                  ruint16 a uiFramAddr
                  ruint8 a_uiValue
// Return value:
                  rbool: RTRUE = Operation successful.
// Remarks:
                  None
rbool
FM6124WriteFRAM(ruint16 a uiFramAddr, ruint8 a uiValue)
   // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
   // Wait for TX Buffer to be empty
   while ((I2CSTATUS & 0x01) == 0);
   // Send Write command to FM6124
   I2CRXTX = I2C_ID_FM | g_uiI2CDevSelect | IC2_WRITE;
// Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   // Send Write Address, 8 MSB
   I2CRXTX = (a uiFramAddr >> 8) & 0xFF;
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   // Send Write Address, 8 LSB
   I2CRXTX = a_uiFramAddr & 0xFF;
   // Wait for TX Buffer to be empty
   while ((I2CSTATUS & 0x01) == 0);
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   // Send 1 Byte of Data
   I2CRXTX = a_uiValue;
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01)
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
   {
       return RFALSE;
   // Wait for I2C to be Idle, This will generate a STOP
   while(!(I2CSTATUS & 0x08));
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   return RTRUE;
```



```
// Function:
                   FM6124ReadEventAtRP
// Description:
                  Read Event pointed by the current position of RP (Read Pointer)
// Parameters:
                  struct SEvent *a poEvent: Pointer to a SEvent, which
//
                  will receive the Event's values.
                  rbool: RTRUE = Read Ok.
// Return value:
// Remarks:
                  None
rbool
FM6124ReadEventAtRP(struct SEvent *a poEvent)
   // First, we need to indicate the FM6124 that we want to read an Event
   FM6124WriteReg(EDR REG BUFFER CTRL, EDR BC CMD GET);
   // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Dummy Read, to clear the I2CRxAv flag.
   a poEvent->uiEventCode = I2CRXTX;
   /\overline{/} "Fake" write operation to send the register address we want to read
   I2CRXTX = I2C ID EDR | g uiI2CDevSelect | IC2 WRITE;
   // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
   // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE:
   // Send Read Address
   I2CRXTX = EDR REG EVT CODE;
   // Wait for I2C to be Idle and generate a STOP
   while(!(I2CSTATUS & 0x08));
   // Make sure we received an ACK and that there was no error during transfer
                                                        30 SC
   if (I2CSTATUS & 0xC0)
       return RFALSE;
   // READ EVENT
   // Dummy Read to clear the I2CRXAVF
   a_poEvent->uiEventCode = I2CRXTX;
   // Make sure we will ACK the Data we will receive
   I2CCONFIG &= 0xFD;
   // Now, send the Read command to the Slave ER
   I2CRXTX = I2C_ID_EDR | g_uiI2CDevSelect | IC2_READ;
   while(!(I2CSTATUS & 0x02));
   a poEvent->uiEventCode
                                   I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a poEvent->oBCDDate.uiSeconds
                                   I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a poEvent->oBCDDate.uiMinutes
                                    I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a_poEvent->oBCDDate.uiHours
                                   I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a poEvent->oBCDDate.uiDay
                                  = I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a_poEvent->oBCDDate.uiDate
                                  = I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a poEvent->oBCDDate.uiMonth
                                  = I2CRXTX;
   while(!(I2CSTATUS & 0x02));
   a poEvent->oBCDDate.uiYear
                                  = I2CRXTX;
   // Stop the transaction
   I2CCONFIG = 0x02;
   // Wait for I2C to be Idle and generate a STOP
   while(!(I2CSTATUS & 0x08));
   return RTRUE;
}
```



```
// Function:
                   FM6124StreamEventsAtRP
// Description:
                   Read x events by Streaming, starting at RP
// Parameters:
                   rbool: RTRUE = Read Ok.
// Return value:
// Remarks:
                   User is responsible of:
//
                   1- Making sure a_puiEvents has enough space to contain
//
                      a uiNbEvents events.
                   2- There is at least a_uiNbEvents in the Event Buffer of the
//
//
FM6124StreamEventsAtRP(ruint8* a puiEvents, ruint8 a uiNbEvents)
   ruint8 l uiCurEvent
                           = 0x00;
   ruint8 l uiCurData
                           = 0x00;
          l bEventFF
                           = RFALSE;
   rbool
   ruint8* l_puiVufPrt
                           = a puiEvents;
    // Send STEAM command to the FM6124
   FM6124WriteReg(EDR REG BUFFER CTRL, EDR BC CMD STREAM);
   // Make sure I2C is Idle
   while(!(I2CSTATUS & 0x08));
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Dummy Read, to clear the I2CRxAv flag.
    *a puiEvents = I2CRXTX;
    // "Fake" write operation to send the register address we want to read
   I2CRXTX = I2C ID EDR | g uiI2CDevSelect | IC2 WRITE;
    // Wait for TX Buffer to be empty
   while((I2CSTATUS & 0x01) == 0);
    // Make sure we received an ACK and that there was no error during transfer
   if (I2CSTATUS & 0xC0)
       return RFALSE;
        // Send Read Address
    12CRXTX = EDR REG EVT CODE;
   while(!(I2CSTATUS & 0x08)); // Wait for I2C to be Idle: STOP
// Make sure we received an ACK and that there was no error during transfer
    if (I2CSTATUS & 0xC0)
    {
       return RFALSE;
   // Start the Event Streaming by sending the read command.
    // Make sure we will ACK the Data we will receive
   I2CCONFIG &= 0xFD;
    // Dummy Read to clear the I2CRXAVF
    *a puiEvents = I2CRXTX;
    // Now, send the Read command
   I2CRXTX = I2C ID EDR | g uiI2CDevSelect | IC2 READ;
                 = 0;
   l uiCurEvent
                   = RFALSE;
   1 bEventFF
   while ((l_bEventFF == RFALSE) &&
           (1_uiCurEvent < a_uiNbEvents))</pre>
       l bEventFF = RTRUE;
       /\overline{/} Receive 8 bytes per Event
       for (l uiCurData = 0; l uiCurData < 8; l uiCurData++)</pre>
           // Wait for Data to comeback
           while(!(I2CSTATUS & 0x02));
           *1 puiVufPrt = I2CRXTX;
           if (*l puiVufPrt != 0xFF)
               1 bEventFF = RFALSE;
           l_puiVufPrt++;
       l uiCurEvent++;
```



```
// Stop the streaming
   I2CCONFIG |= 0x02;

// Wait for I2C to be Idle and generate a STOP
   while(!(I2CSTATUS & 0x08));
   if ((l_uiCurEvent != a_uiNbEvents) ||
      (l_bEventFF
                 == RTRUE))
      return RFALSE;
   return RTRUE;
}
// Function:
                Delay
// Description:
                Wait x milliseconds
// Parameters:
                ruint16 uiDelayMs: Delay, in ms
// Return value:
                None
                Calibrated for VRS51L2070 running at 40MHZ.
// Remarks:
//
                This function uses Timer0
void
                            Oirect Replacement
Delay(ruint16 a uiDelayMs)
   ruint16 l_uiDelayLoop = a_uiDelayMs;
   // Enable Timer 0
   PERIPHEN1 = 0 \times 01;
   while ( l uiDelayLoop > 0)
      TOT1CLKCFG &= 0xF0;
      // Timer0 reload value for 1ms @ 40Mhz
      TH0 = 0x63;
      TL0 = 0xC0;
      // Start Timer0
      T0CON = 0x04;
      // Wait for timer0 overflow
      while (!(TOCON & 0x80));
      // Stop Timer 0
      TOCON = 0x00;
      l_uiDelayLoop--;
   // Disable Timer0
   PERIPHEN1 & 0xFE;
}
```



Include File:

```
//
// $Date: 2008-03-10 13:04:27 -0400 (Mon, 10 Mar 2008) $
// $Rev: 249 $
// $Author: smalo $
// $HeadURL: file:...fm6124.h $
//
This file contains C functions declarations and defines
// Description:
//
              for the Ramtron Event Data Recorder (EDR) FM6124.
//
// Remarks:
//
// Copyright (C) 2008 Ramtron International Corporation
//
#ifndef FM6124 H
#define FM6124 H
// Include and defines
// Ramtron basic type definitions
#include "ramtron_types.h"
// I2C Ids of the FM6124
// The first byte of any I2C transaction contains the Slave Module Id
// Bits 7:1 are used for the Id
// Bit 0 indicates if the command is Read (1) or a Write (0)
#define I2C_ID_EDR
#define I2C_ID_FM
                   0xA0
                   0xD0
#define IC2 WRITE
                   0x00
#define IC2_READ
                   0x01
// Type Definitions
typedef struct SBCDDate
  ruint8 uiSeconds;
  ruint8
        uiMinutes;
  ruint8 uiHours;
  ruint8 uiDay;
  ruint8
        uiDate:
  ruint8 uiMonth;
  ruint8
        uiYear;
};
typedef struct SBCDAlarmDate
  ruint8
        uiSeconds:
  ruint8
        uiMinutes;
        uiHours;
  ruint8
  ruint8
        uiDate;
   ruint8
        uiMonth;
};
typedef struct SEvent
  ruint8
                uiEventCode;
  struct SBCDDate
                oBCDDate;
};
```



```
// FM6124 Enums
enum EventType
   EV_PINO_FALL
                  = 0x08,
   EV_PINO_RISE
                  = 0x09,
   EV_PIN1_FALL
                  = 0x0A
   EV PIN1 RISE
                  = 0x0B,
   EV_PIN2_FALL
                  = 0x0C,
   EV_PIN2_RISE
                  = 0x0D,
   EV PIN3 FALL
                  = 0x0E
   EV_PIN3_RISE
                  = 0x0F,
   EV PIN4 FALL
                  = 0x10,
   EV_PIN4_RISE
                  = 0x11,
   EV PIN5 FALL
                  = 0x12,
   EV_PIN5_RISE
                  = 0x13,
   EV_PIN6_FALL
                  = 0x14,
   EV PIN6 RISE
                  = 0x15.
   EV_PIN7_FALL
                  = 0x16,
   EV_PIN7_RISE
EV_PIN8_FALL
                  = 0x17,
                  = 0x18,
   EV PIN8 RISE
                  = 0x19,
   EV_PIN9_FALL
                  = 0x1A
   EV PIN9 RISE
                  = 0x1B,
                                     rectReplacemen
   EV PIN10 FALL
                  = 0x1C
   EV_PIN10_RISE
                  = 0x1D,
   EV PIN11 FALL
                  = 0x1E,
   EV PIN11 RISE
                  = 0x1F,
// FM6124 Event Data Recorder (EDR) Registers
enum EDRRegisters
   EDR REG RTC
                       = 0x00,
   EDR_REG_CAL
                       = 0x01,
   EDR REG RTC SECS
                       = 0x02,
   EDR REG RTC MINS
                       = 0x03,
   EDR REG RTC HOURS
                       = 0x04,
   EDR_REG_RTC_DAY
                       = 0 \times 05.
   EDR_REG_RTC_DATE
                       = 0x06,
                       = 0x07,
   EDR_REG_RTC_MONTH
   EDR_REG_RTC_YEAR
                         0x08,
   EDR_REG_WD_FLAGS
                        0x09,
   EDR REG WD RESTART
                       = 0x0A,
   EDR REG WD CTRLO
                       = 0x0B,
   EDR REG WD CTRL1
                       = 0 \times 0 C
   EDR REG CNT CTRL
                       = 0x0D,
   EDR REG CNT LSB
                        0x0E,
                       = 0x0F,
   EDR REG CNT MSB
   EDR_REG_SN_BYTE0
                       = 0x10,
   EDR_REG_SN_BYTE1
                         0x11,
                        0x12,
   EDR_REG_SN_BYTE2
   EDR REG SN BYTE3
                       = 0x13,
   EDR REG SN BYTE4
                       = 0x14,
   EDR_REG_SN_BYTE5
                       = 0x15,
   EDR REG SN BYTE6
                       = 0x16,
   EDR_REG_SN_BYTE7
                       = 0x17.
   EDR REG CC
                       = 0x18.
   EDR REG ALM SECS
                       = 0x19.
   EDR REG ALM MINS
                       = 0x1A,
   EDR_REG_ALM_HOURS
                       = 0x1B,
   EDR REG_ALM_DATE
                       = 0x1C.
   EDR REG ALM MONTH
                       = 0x1D,
   EDR_REG_BUFFER_CTRL
                          = 0x20,
```




```
EDR REG PIN INT A
                               = 0x21,
    EDR REG PIN INT B
                               = 0x22.
    EDR REG PIN RF A
                               = 0x23,
    EDR_REG_PIN_RF_B
                              = 0x24
    EDR REG PIN EE A
                               = 0x25,
    EDR REG PIN EE B
                               = 0x26,
    EDR_REG_PIN_SNAP
                               = 0x27,
    EDR_REG_PIN_STATE_A
EDR_REG_PIN_STATE_B
                               = 0x28,
                               = 0x29,
    EDR_REG_EVENT_COUNT_LSB = 0x2A,
    EDR_REG_EVENT_COUNT_MSB = 0x2B,
    EDR_REG_EVT_CODE
                               = 0x2C,
    EDR REG EVT SECS
                               = 0x2D
    EDR_REG_EVT_MINS
                              = 0x2E
    EDR REG EVT HOURS
                               = 0x2F,
    EDR_REG_EVT_DAY
                               = 0x30,
    EDR REG EVT DATE
                              = 0x31,
    EDR REG EVT MONTH
                               = 0x32,
    EDR REG EVT YEAR
                               = 0x33,
};
// Buffer Control Register Bits
enum
                                                   ctReplacement
    EDR BC CMD BITS
                               = 0x0F,
    EDR_BC_DIR_BIT
                               = 0x10,
    EDR_BC_ERR_BIT
EDR_BC_VAR_BITS
                               = 0x20,
                               = 0xC0,
    EDR_BC_CMD_NOTHING
EDR_BC_CMD_GET
EDR_BC_CMD_GET_KEEP
                               = 0x0.
                               = 0x1,
                               = 0x2,
    EDR_BC_CMD_STREAM
                               = 0x3,
    EDR_BC_CMD_STREAM_KEEP
EDR_BC_CMD_SKIP
                               = 0x4,
                               = 0x5,
    EDR BC CMD FIRST
                               = 0x6,
    EDR_BC_CMD_LAST
                               = 0x7
    EDR BC CMD EB SIZE
                                0x8,
    EDR_BC_VAR_4000_EVENTS
                               = 0x00,
    EDR_BC_VAR_3000_EVENTS
EDR_BC_VAR_2000_EVENTS
                               = 0x40,
                                0x80,
    EDR_BC_VAR_1000_EVENTS
                               = 0xC0,
};
// EDR_REG_PIN_INT_A Bits
{
                                         0x10,
    EDR_PIN_INT_A_BHF_BIT
                                        = 0x20
    EDR PIN INT A B75F BIT
    EDR_PIN_INT_A_BF_BIT
                                         0x40,
    EDR PIN INT A CLEAR BIT
                                          0x80,
    EDR_PIN_INT_A_CLEAR_BIT_MASK
                                          0x7F,
```

#endif // FM6124 H



MECHANICAL DRAWING

QFP-44 Package






TABLE 1) DIMENSIONS OF QFP-44 PACKAGES

| _ | 12 13 14 15 | 16 17 18 19 20 | 21 22 | |
|---------------|--------------------------|----------------|-----------------|--------|
| | | | | |
| | 4 | —D1——— | | × × |
| | • | D | - | |
| | 1 | | | 08, |
| TABLE 1) DIME | NSIONS OF QFP-44 PACKAGE | ES | | |
| Symbol | Description | Dimension | Tolerance | |
| Syllibol | | (mm) | (mm, °) / Notes | \sim |
| D | Footprint | 13.2 | +/- 0.25 | |
| D1 | Body size | 10 | +/- 0.10 | |
| Е | Footprint | 13.2 | +/- 0.25 | |
| E1 | Body size | 10 | +/- 0.10 | |
| A1 | Stand-off | 0.25 | Max | |
| A2 | Body thickness | 2.00 | | |
| L | Lead Length | 0.88 | +0.15 / -0.10 | |
| b | Lead width | 0.35 | +/- 0.05 | |
| С | L/C thickness | 0.17 | Max | |
| е | Lead pitch | 0.8 | | |
| d1 | Body edge angle | 10° | | |
| d2 | Lead angle | 6° | +/- 40 | |
| d3 | Lead angle | 0° to 7° | | |

ORDERING INFORMATION

| Device Number | Total F-RAM Memory Size | Recorder Events F-RAM | User Data F-RAM Size | Package | Voltage | Temperature Range |
|------------------|----------------------------|--------------------------|-------------------------|---------|--------------|----------------------|
| FM6124-QG | 32KB | 1000 - 4000 | 0 – 24KB | QFP-44 | 3.0V to 3.6V | -40°C to +85°C |



Revision History

| Revision | Date | Summary | |
|----------|------------|-------------------------------------|--|
| 1.0 | 04/11/2008 | Initial release. | |
| 4.0 | 7/20/2010 | End of Life. No direct replacement. | |

