5°C



LM56

Dual Output Low Power Thermostat

General Description

The LM56 is a precision low power thermostat. Two stable temperature trip points (V $_{T1}$ and V $_{T2}$) are generated by dividing down the LM56 1.250V bandgap voltage reference using 3 external resistors. The LM56 has two digital outputs. OUT1 goes LOW when the temperature exceeds T1 and goes HIGH when the temperature goes below (T1–T $_{HYST}$). Similarly, OUT2 goes LOW when the temperature exceeds T2 and goes HIGH when the temperature goes below (T2–T $_{HYST}$). T $_{HYST}$ is an internally set 5°C typical hysteresis.

The LM56 is available in an 8-lead Mini-SO8 surface mount package and an 8-lead small outline package.

Applications

- Microprocessor Thermal Management
- Appliances
- Portable Battery Powered 3.0V or 5V Systems
- Fan Control
- Industrial Process Control
- HVAC Systems
- Remote Temperature Sensing
- Electronic System Protection

Features

- Digital outputs support TTL logic levels
- Internal temperature sensor
- 2 internal comparators with hysteresis
- Internal voltage reference
- Available in 8-pin SO and Mini-SO8 plastic packages

Key Specifications

■ Power Supply Voltage 2.7V-10V

■ Power Supply Current 230 µA (max)

■ V_{REF} 1.250V ±1% (max)

■ Hysteresis Temperature


■ Internal Temperature Sensor Output Voltage:


(+6.20 mV/°C x T) + 395 mV

■ Temperature Trip Point Accuracy:

	LM56BIM	LM56CIM
+25°C	±2°C (max)	±3°C (max)
+25°C to +85°C	±2°C (max)	±3°C (max)
-40°C to +125°C	±3°C (max)	±4°C (max)


Simplified Block Diagram and Connection Diagram





LM56BIM	LM56BIMX	LM56CIM	LM56CIMX	LM56BIMM	LM56BIMMX	LM56CIMM	LM56CIMMX
M08A	M08A	A80M	M08A	A80AUM	MUA08A	A80AUM	MUA08A
SOP-8	SOP-8	SOP-8	SOP-8	MSOP-8	MSOP-8	MSOP-8	MSOP-8
	2500 Units		2500 Units	1000 Units	3500 Units	1000 Units	3500 Units
Rail	Tape & Reel	Rail	Tape & Reel	Tape & Reel	Tape & Reel	Tape & Reel	Tape & Reel
LM56BIM	LM56BIM	LM56CIM	LM56CIM	T02B	T02B	T02C	T02C
	M08A SOP-8 Rail	M08A M08A SOP-8 SOP-8 2500 Units Rail Tape & Reel	M08A M08A M08A SOP-8 SOP-8 SOP-8 2500 Units Rail Tape & Reel Rail	M08A M08A M08A M08A SOP-8 SOP-8 SOP-8 2500 Units 2500 Units Tape & Reel Rail Tape & Reel Rail Tape & Reel	M08A M08A M08A M08A MUA08A SOP-8 SOP-8 SOP-8 MSOP-8 2500 Units 2500 Units 1000 Units Tape & Reel Rail Tape & Reel Tape & Reel	M08A M08A M08A M08A MUA08A MUA08A SOP-8 SOP-8 SOP-8 MSOP-8 MSOP-8 2500 Units 2500 Units 1000 Units 3500 Units Rail Tape & Reel Tape & Reel Tape & Reel	M08A M08A M08A M08A MUA08A MUA08A MUA08A MUA08A SOP-8 SOP-8 SOP-8 MSOP-8 MSOP-8 MSOP-8 2500 Units 2500 Units 1000 Units 3500 Units 1000 Units Tape & Reel Tape & Reel Tape & Reel Tape & Reel Tape & Reel

Typical Application



$$\begin{split} &V_{T1} = 1.250V \ x \ (R1)/(R1 + R2 + R3) \\ &V_{T2} = 1.250V \ x \ (R1 + R2)/(R1 + R2 + R3) \\ &where: \\ &(R1 + R2 + R3) = 27 \ k\Omega \ and \\ &V_{T1 \ or \ T2} = [6.20 \ mV/^{\circ}C \ x \ T] + 395 \ mV \ therefore: \\ &R1 = V_{T1}/(1.25V) \ x \ 27 \ k\Omega \\ &R2 = (V_{T2}/(1.25V) \ x \ 27 \ k\Omega) - R1 \\ &R3 = 27 \ k\Omega - R1 - R2 \end{split}$$

FIGURE 1. Microprocessor Thermal Management

Absolute Maximum Ratings (Note 1)

 Machine Model 125V Storage Temperature -65° C to $+ 150^{\circ}$ C

Operating Ratings (Note 1)

 $\begin{array}{lll} \text{Operating Temperature Range} & \textbf{T}_{\text{MIN}} \leq \textbf{T}_{\text{A}} \leq \textbf{T}_{\text{MAX}} \\ \text{LM56BIM, LM56CIM} & -40^{\circ}\text{C} \leq \textbf{T}_{\text{A}} \leq +125^{\circ}\text{C} \\ \text{Positive Supply Voltage (V+)} & +2.7\text{V to } +10\text{V} \\ \text{Maximum V}_{\text{OUT1}} \text{ and V}_{\text{OUT2}} & +10\text{V} \\ \end{array}$

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging.(Note 3)

LM56 Electrical Characteristics

The following specifications apply for $V^+ = 2.7 \ V_{DC}$, and V_{REF} load current = 50 μA unless otherwise specified. **Boldface limits apply for T**_A = **T**_J = **T**_{MIN} **to T**_{MAX}; all other limits T_A = T_J = 25°C unless otherwise specified.

			Typical	LM56BIM	LM56CIM	Units
Symbol	Parameter	Conditions	(Note 6)	Limits	Limits	(Limits)
				(Note 7)	(Note 7)	
emperatur	1		1	1	<u> </u>	
	Trip Point Accuracy (Includes			±2	±3	°C (max)
	V _{REF} , Comparator Offset, and	$+25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		±2	±3	°C (max)
	Temperature Sensitivity errors)	-40 °C ≤ T_A ≤ $+125$ °C		±3	±4	°C (max)
	Trip Point Hysteresis	$T_A = -40^{\circ}C$	4	3	3	°C (min)
				6	6	°C (max)
		$T_A = +25^{\circ}C$	5	3.5	3.5	°C (min)
				6.5	6.5	°C (max)
		$T_A = +85^{\circ}C$	6	4.5	4.5	°C (min)
				7.5	7.5	°C (max)
		$T_A = +125^{\circ}C$	6	4	4	°C (min)
				8	8	°C (max)
	Internal Temperature		+6.20			mV/°C
	Sensitivity					
	Temperature Sensitivity Error			±2	±3	°C (max)
				±3	±4	°C (max)
	Output Impedance	-1 μA ≤ I _L ≤ +40 μA		1500	1500	Ω (max)
	Line Regulation	$+3.0V \le V^+ \le +10V$,		-0.72/	-0.72/	mV/V (max
		+25 °C ≤ T _A ≤ +85 °C		+0.36	+0.36	
		+3.0V ≤ V+ ≤ +10V,		-1.14/	-1.14/	mV/V (max
		-40 °C ≤ T _A <25 °C		+0.61	+0.61	
		+2.7V ≤ V+ ≤ +3.3V		±2.3	±2.3	mV (max)
T ₁₁ and V _{T2}	Analog Inputs		_!	ļ		
BIAS	Analog Input Bias Current		150	300	300	nA (max)
, IN	Analog Input Voltage Range		V+ – 1			V
			GND			V
'os	Comparator Offset		2	8	8	mV (max)
/ _{REF} Outpu	· ·		-1			. ,
REF	V _{REF} Nominal		1.250V			V
-	V _{REF} Error			±1	±1	% (max)
				±12.5	±12.5	mV (max)
ΔV _{REF} /ΔV+	Line Regulation	+3.0V ≤ V+ ≤ +10V	0.13	0.25	0.25	mV/V (max

Symbol	Parameter	Conditions	Typical (Note 6)	LM56BIM Limits (Note 7)	LM56CIM Limits (Note 7)	Units (Limits)
		+2.7V ≤ V+ ≤ +3.3V	0.15	1.1	1.1	mV (max)
$\Delta V_{REF}/\Delta I_{L}$	Load Regulation Sourcing	+30 μA ≤ I _L ≤ +50 μA		0.15	0.15	mV/μA (max)

Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Note 7)	Units (Limits)
V+ Power Sup	pply		(14010-0)	(14010-1)	(Ellillo)
I _s	Supply Current	V+ = +10V		230	μA (max)
		$V^+ = +2.7V$		230	μA (max)
Digital Output	ts				
I _{OUT("1")}	Logical "1" Output Leakage	V+ = +5.0V		1	μA (max)
	Current				
V _{OUT("0")}	Logical "0" Output Voltage	I _{OUT} = +50 μA		0.4	V (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: When the input voltage (V_I) at any pin exceeds the power supply $(V_I < \text{GND or } V_I > V^+)$, the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.

Note 3: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (junction to ambient thermal resistance) and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{Jmax} = 125$ °C. For this device the typical thermal resistance (θ_{JA}) of the different package types when board mounted follow:

Package Type	θ_{JA}
M08A	110°C/W
MUA08A	250°C/W


Note 5: The human body model is a 100 pF capacitor discharge through a 1.5 k Ω resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Note 6: Typicals are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.


Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Typical Performance Characteristics


Quiescent Current vs Temperature




OUT1 and OUT2 Voltage Levels vs Load Current




Temperature Sensor Output Voltage vs Temperature




V_{REF} Output Voltage vs Load Current




Trip Point Hysteresis vs Temperature



Temperature Sensor Output Accuracy vs Temperature




Trip Point Accuracy vs Temperature




1289310






V_{REF} Start-Up Response




1289313


Comparator Bias Current vs Temperature



V_{TEMP} Output Line Regulation vs Temperature




V_{TEMP} Start-Up Response



1289314

Functional Description



Pin Descriptions

V+ This is the positive supply voltage pin. This pin should be bypassed with a 0.1 μ F capacitor to ground.

GND This is the ground pin.

 V_{REF} This is the 1.250V bandgap voltage reference output pin. In order to maintain trip point accuracy this pin should source a 50 μA load.


 V_{TEMP} This is the temperature sensor output pin.

OUT1 This is an open collector digital output. OUT1 is active LOW. It goes LOW when the temperature is greater than T_1 and goes HIGH when the temperature drops below T_1 – 5° C. This output is not intended to directly drive a fan motor.

OUT2 This is an open collector digital output. OUT2 is active LOW. It goes LOW when the temperature is greater than the T_2 set point and goes HIGH when the temperature is less than T_2 – 5°C. This output is not intended to directly drive a fan motor.

 V_{T1} This is the input pin for the temperature trip point voltage for OUT1.

 ${
m V}_{
m T2}$ This is the input pin for the low temperature trip point voltage for OUT2.



 $V_{T1} = 1.250V x (R1)/(R1 + R2 + R3)$

 $V_{T2} = 1.250V \times (R1 + R2)/(R1 + R2 + R3)$

where

 $(R1 + R2 + R3) = 27 k\Omega$ and

 $V_{T1 \text{ or } T2}$ = [6.20 mV/°C x T] + 395 mV therefore:

 $R1 = V_{T1}/(1.25V) \times 27 \text{ k}\Omega$

 $R2 = (V_{T2}/(1.25V) \times 27 \text{ k})\Omega - R1$

 $R3 = 27 k\Omega - R1 - R2$

Application Hints

1.0 LM56 TRIP POINT ACCURACY SPECIFICATION

For simplicity the following is an analysis of the trip point accuracy using the single output configuration show in *Figure 2* with a set point of 82°C.

Trip Point Error Voltage = V_{TPE} , Comparator Offset Error for V_{T1E} Temperature Sensor Error = V_{TSE} Reference Output Error = V_{RF}




FIGURE 2. Single Output Configuration

- 1. $V_{TPE} = \pm V_{T1E} V_{TSE} + V_{RE}$ Where:
- 2. $V_{T1E} = \pm 8 \text{ mV (max)}$
- 3. $V_{TSF} = (6.20 \text{ mV/}^{\circ}\text{C}) \text{ x } (\pm 3^{\circ}\text{C}) = \pm 18.6 \text{ mV}$
- 4. $V_{RF} = 1.250V \times (\pm 0.01) R2/(R1 + R2)$

Using Equations from page 1 of the datasheet.

 V_{T1} =1.25VxR2/(R1+R2)=(6.20 mV/°C)(82°C) +395 mV Solving for R2/(R1 + R2) = 0.7227

then

5.
$$V_{RE} = 1.250V x (\pm 0.01) R2/(R1 + R2) = (0.0125) x (0.7227)$$

= $\pm 9.03 \text{ mV}$

The individual errors do not add algebraically because, the odds of all the errors being at their extremes are rare. This is proven by the fact the specification for the trip point accuracy stated in the Electrical Characteristic for the temperature range of -40°C to $+125^{\circ}\text{C}$, for example, is specified at $\pm 3^{\circ}\text{C}$ for the LM56BIM. Note this trip point error specification does not include any error introduced by the tolerance of the actual resistors used, nor any error introduced by power supply variation

If the resistors have a $\pm 0.5\%$ tolerance, an additional error of $\pm 0.4^{\circ}C$ will be introduced. This error will increase to $\pm 0.8^{\circ}C$ when both external resistors have a $\pm 1\%$ tolerance.

2.0 BIAS CURRENT EFFECT ON TRIP POINT ACCURACY

Bias current for the comparator inputs is 300 nA (max) each, over the specified temperature range and will not introduce considerable error if the sum of the resistor values are kept to about 27 k Ω as shown in the typical application of *Figure 1*. This bias current of one comparator input will not flow if the temperature is well below the trip point level. As the temperature approaches trip point level the bias current will start to

flow into the resistor network. When the temperature sensor output is equal to the trip point level the bias current will be 150 nA (max). Once the temperature is well above the trip point level the bias current will be 300 nA (max). Therefore, the first trip point will be affected by 150 nA of bias current. The leakage current is very small when the comparator input transistor of the different pair is off (see $\it Figure~3$) .

The effect of the bias current on the first trip point can be defined by the following equations:

$$\begin{aligned} & \text{K1} = \frac{\text{R1}}{\text{R1} + \text{R2} + \text{R3}} \\ & \text{V}_{\text{T1}} = \text{K1} \, \text{x} \, \text{V}_{\text{REF}} + \text{K1} \, \text{x} \, \text{(R2} + \text{R3)} \, \text{x} \frac{\text{I}_{\text{B}}}{2} \end{aligned}$$

where $I_B = 300$ nA (the maximum specified error).

The effect of the bias current on the second trip point can be defined by the following equations:

$$\begin{aligned} \text{K2} &= \frac{\text{R1} + \text{R2}}{\text{R1} + \text{R2} + \text{R3}} \\ \text{V}_{\text{T2}} &= \text{K2} \, \text{x} \, \text{V}_{\text{REF}} + \left(\text{K1} + \frac{\text{K2}}{2}\right) \, \text{x} \, \text{R3} \, \text{x} \, \text{I}_{\text{B}} \end{aligned}$$

where $I_B = 300$ nA (the maximum specified error).

The closer the two trip points are to each other the more significant the error is. Worst case would be when $V_{T1} = V_{T2} = V_{REF}/2$.




FIGURE 3. Simplified Schematic

3.0 MOUNTING CONSIDERATIONS

The majority of the temperature that the LM56 is measuring is the temperature of its leads. Therefore, when the LM56 is placed on a printed circuit board, it is not sensing the temperature of the ambient air. It is actually sensing the temperature difference of the air and the lands and printed circuit board that the leads are attached to. The most accurate temperature sensing is obtained when the ambient temperature is equivalent to the LM56's lead temperature.

As with any IC, the LM56 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit operates at cold temperatures where condensation can occur. Printed-circuit coatings are often used to ensure that moisture cannot corrode the LM56 or its connections.

4.0 V_{REF} AND V_{TEMP} CAPACITIVE LOADING




FIGURE 4. Loading of V_{REF} and V_{TEMP}

The LM56 $V_{\rm REF}$ and $V_{\rm TEMP}$ outputs handle capacitive loading well. Without any special precautions, these outputs can drive any capacitive load as shown in *Figure 4*.

5.0 NOISY ENVIRONMENTS

Over the specified temperature range the LM56 V_{TEMP} output has a maximum output impedance of 1500 Ω . In an extremely noisy environment it may be necessary to add some filtering to minimize noise pickup. It is recommended that 0.1 μ F be added from V+ to GND to bypass the power supply voltage, as shown in *Figure 4*. In a noisy environment it may be necessary to add a capacitor from the V_{TEMP} output to ground. A 1 μ F output capacitor with the 1500 Ω output impedance will

form a 106 Hz lowpass filter. Since the thermal time constant of the V_{TEMP} output is much slower than the 9.4 ms time constant formed by the RC, the overall response time of the V_{TEMP} output will not be significantly affected. For much larger capacitors this additional time lag will increase the overall response time of the LM56.

6.0 APPLICATIONS CIRCUITS




FIGURE 5. Reducing Errors Caused by Bias Current

The circuit shown in *Figure 5* will reduce the effective bias current error for V_{T2} as discussed in Section 3.0 to be equivalent to the error term of V_{T1} . For this circuit the effect of the

bias current on the first trip point can be defined by the following equations:

$$K1 = \frac{R2}{R1 + R2}$$

$$V_{T1} = K1 \times V_{REF} + K1 \times (R1) \times \frac{I_B}{2}$$

where I_B = 300 nA (the maximum specified error). Similarly, bias current affect on V_{T2} can be defined by:

$$K2 = \frac{R4}{R3 + R4}$$
 $V_{T1} = K2 \times V_{REF} + K1 \times (R3) \times \frac{I_B}{2}$

where $I_B = 300$ nA (the maximum specified error).

The current shown in Figure 6 is a simple overtemperature detector for power devices. In this example, an audio power amplifier IC is bolted to a heat sink and an LM56 Celsius temperature sensor is mounted on a PC board that is bolted to the heat sink near the power amplifier. To ensure that the sensing element is at the same temperature as the heat sink, the sensor's leads are mounted to pads that have feed throughs to the back side of the PC board. Since the LM56 is sensing the temperature of the actual PC board the back side of the PC board also has large ground plane to help conduct the heat to the device. The comparator's output goes low if the heat sink temperature rises above a threshold set by R1, R2, and the voltage reference. This fault detection output from the comparator now can be used to turn on a cooling fan. The circuit as shown in design to turn the fan on when heat sink temperature exceeds about 80°C, and to turn the fan off when the heat sink temperature falls below approximately 75°C.




FIGURE 6. Audio Power Amplifier Overtemperature Detector

11







FIGURE 7. Simple Thermostat

Physical Dimensions inches (millimeters) unless otherwise noted





8-Lead (0.150 Wide) Molded Small Outline Package, JEDEC Order Number LM56BIM, LM56BIMX, LM56CIM or LM56CIMX NS Package Number M08A



8-Lead Molded Mini Small Outline Package (MSOP)
(JEDEC REGISTRATION NUMBER M0-187)
Order Number LM56BIMM, LM56BIMMX, LM56CIMM, or LM56CIMMX
NS Package Number MUA08A

MUA08A (Rev F)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support				
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench			
Audio	www.national.com/audio	App Notes	www.national.com/appnotes			
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns			
Data Converters	www.national.com/adc	Samples	www.national.com/samples			
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards			
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging			
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green			
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts			
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality			
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback			
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy			
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions			
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero			
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic			
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com