LTC5540

## FGATURES

- Conversion Gain: 7.9dB at 900MHz
- IIP3: 25.9dBm at 900MHz
- Noise Figure: 9.9dB at 900MHz
- 16.2dB NF Under +5 dBm Blocking
- High Input P1dB
- 3.3V Supply, 640mW Power Consumption
- Shutdown Pin
- $50 \Omega$ Single-Ended RF and LO Inputs
- LO Inputs $50 \Omega$ Matched when Shutdown
- High Isolation LO Switch
- OdBm LO Drive Level
- High LO-RF and LO-IF Isolation
- Small Solution Size
- 20-Lead ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) QFN package


## APPLICATIONS

- Wireless Infrastructure Receivers
(LTE, GSM, W-CDMA)
- Point-to-Point Microwave links
- High Dynamic Range Downmixer Applications
$\boldsymbol{\mathcal { C }}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTIOn

The LTC®5540 is part of a family of high dynamic range, high gain passive downconverting mixers covering the 600MHz to 4 GHz frequency range. The LTC5540 is optimized for 0.6 GHz to 1.3 GHz RF applications. The LO frequency must fall within the 0.7 GHz to 1.2 GHz range for optimum performance. A typical application is a LTE or GSM receiver with a 700 MHz to 915 MHz RF input and high-side LO.

The LTC5540 is designed for 3.3V operation, however; the IF amplifier can be powered by 5 V for the highest P1dB. An integrated SPDT LO switch with fast switching accepts two active LO signals, while providing high isolation.

The LTC5540's high conversion gain and high dynamic range enable the use of lossy IF filters in high-selectivity receiver designs, while minimizing the total solution cost, board space and system-level variation.

High Dynamic Range Downconverting Mixer Family

| PART\# | RF RANGE | LO RANGE |
| :---: | :---: | :---: |
| LTC5540 | $\mathbf{6 0 0 M H z}-1.3 \mathrm{GHz}$ | $\mathbf{7 0 0 M H z}-\mathbf{1 . 2 G H z}$ |
| LTC5541 | $1.3 \mathrm{GHz}-2.3 \mathrm{GHz}$ | $1.4 \mathrm{GHz}-2.0 \mathrm{GHz}$ |
| LTC5542 | $1.6 \mathrm{GHz}-2.7 \mathrm{GHz}$ | $1.7 \mathrm{GHz}-2.5 \mathrm{GHz}$ |
| LTC5543 | $2.3 \mathrm{GHz}-4 \mathrm{GHz}$ | $2.4 \mathrm{GHz}-3.6 \mathrm{GHz}$ |

## TYPICAL APPLICATION


ABSOLUTE MAXIMUM RATIOGS(Note 1)
Mixer Supply Voltage ( $\mathrm{V}_{\mathrm{CC1}}, \mathrm{~V}_{\mathrm{CC} 2}$ ) ..... 3.8 V
LO Switch Supply Voltage (VCC3) ..... 3.8 V
IF Supply Voltage ( IF $^{+}$, IF- ${ }^{-}$) ..... 5.5 V
Shutdown Voltage (SHDN)

$\qquad$
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
LO Select Voltage (LOSEL) -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
L01, LO2 Input Power ( 0.2 GHz to 2GHz) ..... 9dBm
L01, L02 Input DC Voltage ..... $\pm 0.5 \mathrm{~V}$
RF Input Power (0.2GHz to 2GHz) ..... 15dBm
RF Input DC Voltage ..... $\pm 0.1 \mathrm{~V}$
Operating Temperature Range

$\qquad$ ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range

$\qquad$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )$150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



UH PACKAGE
20-LEAD ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) PLASTIC QFN
$T_{J M A X}=150^{\circ} \mathrm{C}, \theta_{J A}=34^{\circ} \mathrm{C} / \mathrm{W}, \theta_{J C}=3^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 21) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC5540IUH\#PBF | LTC5540IUH\#TRPBF | 5540 | $20-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## AC ELECTRICAL CHARACTGRISTICS <br> $V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CCIF }}=3.3 \mathrm{~V}, S H D N=\operatorname{Low}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}$,

unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4)


## LTC5540

AC ELECTRICAL CHARACTERISTICS $\quad v_{c c}=3.3 \mathrm{v}, \mathrm{V}_{\mathrm{CCIF}}=3.3 \mathrm{~V}, \mathrm{SHDN}=\mathrm{Low}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{LO}}=\mathrm{OdBm}$,
$P_{\mathrm{RF}}=-3 \mathrm{dBm}(\Delta \mathrm{f}=2 \mathrm{MHz}$ for two-tone IIP3 tests), unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4)
High-Side LO Downmixer Application: RF $=600 \mathrm{MHz}$ to 1100 MHz , $\mathrm{IF}=190 \mathrm{MHz}, \mathrm{f}_{\mathrm{L} 0}=\mathrm{f}_{\mathrm{RF}} \mathrm{f}_{\text {IF }}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Gain | $\begin{aligned} & \mathrm{RF}=700 \mathrm{MHz} \\ & \mathrm{RF}=900 \mathrm{MHz} \\ & \mathrm{RF}=1100 \mathrm{MHz} \end{aligned}$ | 6.3 | $\begin{aligned} & 7.6 \\ & 7.9 \\ & 7.9 \end{aligned}$ |  | dB dB dB |
| Conversion Gain Flatness | $\mathrm{RF}=900 \pm 30 \mathrm{MHz}, \mathrm{LO}=1090 \mathrm{MHz}, \mathrm{IF}=190 \pm 30 \mathrm{MHz}$ |  | $\pm 0.20$ |  | dB |
| Conversion Gain vs Temperature | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{RF}=900 \mathrm{MHz}$ |  | -0.008 |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| Input 3 ${ }^{\text {rd }}$ Order Intercept | $\begin{aligned} & \mathrm{RF}=700 \mathrm{MHz} \\ & \mathrm{RF}=900 \mathrm{MHz} \\ & \mathrm{RF}=1100 \mathrm{MHz} \\ & \hline \end{aligned}$ | 23.4 | $\begin{aligned} & 26.5 \\ & 25.9 \\ & 23.8 \end{aligned}$ |  |  |
| SSB Noise Figure | $\begin{aligned} & \mathrm{RF}=700 \mathrm{MHz} \\ & \mathrm{RF}=900 \mathrm{MHz} \\ & \mathrm{RF}=1100 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} \hline 10.0 \\ 9.9 \\ 10.4 \end{gathered}$ | 11.7 | dB $d B$ $d B$ |
| SSB Noise Figure Under Blocking | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1090 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{BLOCK}}=800 \mathrm{MHz}, \mathrm{P}_{\mathrm{BLOCK}}=5 \mathrm{dBm} \end{aligned}$ |  | 16.2 |  | dB |
| 2LO - 2RF Output Spurious Product $\left(f_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}}-\mathrm{f}_{\mathrm{IF}} / 2\right)$ | $\mathrm{f}_{\mathrm{RF}}=995 \mathrm{MHz}$ at $-10 \mathrm{dBm}, \mathrm{f}_{\mathrm{L} 0}=1090 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=190 \mathrm{MHz}$ |  | -70 |  | dBC |
| 3LO - 3RF Output Spurious Product $\left(f_{R F}=f_{L O}-f_{f F} / 3\right)$ | $\mathrm{f}_{\mathrm{RF}}=1026.67 \mathrm{MHz}$ at $-10 \mathrm{dBm}, \mathrm{f}_{\mathrm{L} O}=1090 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=190 \mathrm{MHz}$ |  | -75 |  | dBc |
| Input 1dB Compression | $\begin{aligned} & \mathrm{RF}=900 \mathrm{MHz}, \mathrm{~V}_{\text {CCIF }}=3.3 \mathrm{~V} \\ & \mathrm{RF}=900 \mathrm{MHz}, \mathrm{~V}_{\text {CIIF }}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 11 \\ 14.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |


| Low-Side LO Downmixer Application: $\mathrm{RF}=800 \mathrm{MHz}-1300 \mathrm{MHz}$, IF $=190 \mathrm{MHz}, \mathrm{f}_{\text {LO }}=\mathrm{f}_{\text {RF }}-\mathrm{f}_{\text {IF }}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| Conversion Gain | $\begin{aligned} & \mathrm{RF}=900 \mathrm{MHz} \\ & R F=1100 \mathrm{MHz} \\ & R F=1300 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 7.8 \\ & 8.0 \end{aligned}$ |  | dB $d B$ $d B$ |
| Conversion Gain Flatness | $\mathrm{RF}=900 \mathrm{MHz} \pm 30 \mathrm{MHz}, \mathrm{LO}=710 \mathrm{MHz}$, IF $=190 \pm 30 \mathrm{MHz}$ |  | $\pm 0.33$ |  | dB |
| Conversion Gain vs Temperature | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{RF}=900 \mathrm{MHz}$ |  | -0.007 |  | dB/ ${ }^{\circ} \mathrm{C}$ |
| Input 3rd Order Intercept | $\begin{aligned} & \mathrm{RF}=900 \mathrm{MHz} \\ & R F=1100 \mathrm{MHz} \\ & \mathrm{RF}=1300 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 24.4 \\ & 24.1 \\ & 23.6 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| SSB Noise Figure | $\begin{aligned} & \mathrm{RF}=900 \mathrm{MHz} \\ & \mathrm{RF}=1100 \mathrm{MHz} \\ & \mathrm{RF}=1300 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 10.6 \\ & 10.5 \\ & 10.3 \end{aligned}$ |  | dB $d B$ $d B$ |
| SSB Noise Figure Under Blocking | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=710 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=190 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{BLOCK}}=1000 \mathrm{MHz}, \mathrm{P}_{\mathrm{BLOCK}}=5 \mathrm{dBm} \end{aligned}$ |  | 16.7 |  | dB |
| $\begin{aligned} & \text { 2RF - 2LO Output Spurious Product } \\ & \left(\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}}+\mathrm{f}_{\mathrm{IF} / 2}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}}=805 \mathrm{MHz} \text { at }-10 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=710 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IF}}=190 \mathrm{MHz} \end{aligned}$ |  | -61.5 |  | dBc |
| 3RF - 3LO Output Spurious Product $\left(f_{R F}=f_{L O}+f_{\mathrm{IF} / 3}\right)$ | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}}=773.33 \mathrm{MHz} \text { at }-10 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=710 \mathrm{MHz} \text {, } \\ & \mathrm{f}_{\mathrm{IF}}=190 \mathrm{MHz} \end{aligned}$ |  | -68 |  | dBc |
| Input 1dB Compression | $\begin{aligned} & \mathrm{RF}=900 \mathrm{MHz}, \mathrm{~V}_{\text {CCIF }}=3.3 \mathrm{~V} \\ & \mathrm{RF}=900 \mathrm{MHz}, \mathrm{~V}_{\text {CCIF }}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline 11 \\ & 14 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CCIF }}=3.3 \mathrm{~V}, \mathrm{SHDN}=\mathrm{LoW}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise
noted. Test circuit shown in Figure 1. (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Requirements ( $\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CCIF }}$ ) |  |  |  |  |  |
| VCC Supply Voltage (Pins 6, 8 and 14) |  | 3.1 | 3.3 | 3.5 | V |
| $V_{\text {CCIF }}$ Supply Voltage (Pins 18 and 19) |  | 3.1 | 3.3 | 5.3 | V |
| $V_{\text {CC }}$ Supply Current (Pins $6+8+14$ ) <br> $V_{\text {CCIF }}$ Supply Current (Pins $18+19$ ) <br> Total Supply Current (VCC $\left.+\mathrm{V}_{\text {CIIF }}\right)$ |  |  | $\begin{gathered} 97 \\ 96 \\ 193 \end{gathered}$ | $\begin{aligned} & 116 \\ & 120 \\ & 236 \end{aligned}$ | mA mA mA |
| Total Supply Current - Shutdown | SHDN = High |  |  | 500 | $\mu \mathrm{A}$ |

Shutdown Logic Input (SHDN) Low = On, High = Off

| SHDN Input High Voltage (Off) |  | 3 | V |
| :--- | :--- | :--- | :---: |
| SHDN Input Low Voltage (On) |  |  | 0.3 |
| SHDN Input Current | -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$ | -20 | 30 |
| Turn On Time |  | $\mu \mathrm{A}$ |  |
| Turn Off Time |  | 1.5 | $\mu \mathrm{~s}$ |

LO Select Logic Input (LOSEL) Low = L01 Selected, High = L02 Selected

| LOSEL Input High Voltage |  | 3 |  | V |
| :--- | :--- | :--- | :---: | :---: |
| LOSEL Input Low Voltage |  |  | 0.3 | V |
| LOSEL Input Current | -0.3 V to $\mathrm{VCC}_{\text {C }}+0.3 \mathrm{~V}$ | -20 | 30 | $\mu \mathrm{~A}$ |
| LO Switching Time |  | 50 | ns |  |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC5540 is guaranteed functional over the operating temperature range from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Note 3: SSB Noise Figure measured with a small-signal noise source, bandpass filter and 6 dB matching pad on RF input, bandpass filter and 6 dB matching pad on the LO input, and no other RF signals applied. Note 4: LO switch isolation is measured at the IF output port at the IF frequency with $\mathrm{f}_{\mathrm{L} 01}$ and $\mathrm{f}_{\mathrm{L} 02}$ offset by 2 MHz .

## TYPICAL DC PERFORMARCE CHARACTERISTICS SHON = Low, Test tirutuit shown in figure 1 .



## TYPICAL AC PERFORMANCE CHARACTERISTICS High-Side Lo

$V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CIIF }}=3.3 \mathrm{~V}, \mathrm{SHDN}=$ Low, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{PF}}=-3 \mathrm{dBm}(-3 \mathrm{dBm} /$ tone for two-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz})$, IF = 190MHz, unless otherwise noted. Test circuit shown in Figure 1.

Conversion Gain, IIP3 and NF vs RF Frequency


5540 G04
700MHz Conversion Gain, IIP3 and NF vs LO Input Power


5540 G07
Conversion Gain, IIP3 and NF vs Supply Voltage (Single Supply)



5540 G05
900MHz Conversion Gain, IIP3 and NF vs LO Input Power


5540 G08
Conversion Gain, IIP3 and NF vs IF Supply Voltage (Dual Supply)


5540 G11

RF Isolation vs RF Frequency


1100MHz Conversion Gain, IIP3 and NF vs LO Input Power


5540 G09
900MHz Conversion Gain, IIP3 and RF Input P1dB vs Temperature


## TYPICAL AC PGRFORMANCE CHARACTERISTICS High-side Lo (continued)

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCIF}}=3.3 \mathrm{~V}, \mathrm{SHDN}=$ Low, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{L} 0}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-3 \mathrm{dBm}(-3 \mathrm{dBm} /$ tone for two-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz})$, IF = 190MHz, unless otherwise noted. Test circuit shown in Figure 1.

2-Tone IF Output Power, IM3 and
IM5 vs RF Input Power


5540 G13
SSB Noise Figure vs RF Blocker Level


5540 G16


## Gain Distribution

Single-Tone IF Output Power, $\mathbf{2 \times 2}$ and $3 \times 3$ Spurs vs RF Input Power


5540 G14

## LO Switch Isolation vs LO Frequency



5540 G17

900MHz IIP3 Distribution

$2 \times 2$ and $3 \times 3$ Spur Suppression vs LO Power


5540 G15
Wideband Conversion Gain vs IF Frequency


5540 G18
900MHz SSB Noise
Figure Distribution


## TYPICAL AC PGRFORMANCE CHARACTERISTICS Low-Side Lo

$V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {ClIF }}=3.3 \mathrm{~V}, \mathrm{SHDN}=\mathrm{Low}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{L} 0}=0 \mathrm{dBm}, \mathrm{P}_{\mathrm{RF}}=-3 \mathrm{dBm}(-3 \mathrm{dBm} /$ tone for two-tone IIP3 tests, $\Delta \mathrm{f}=2 \mathrm{MHz}$ ), IF $=190 \mathrm{MHz}$, unless otherwise noted. Test circuit shown in Figure 1.


## PIn fUnCTIOnS

NC (Pin 1): This pin is not connected internally. It can be left floating, connected to ground or to $\mathrm{V}_{\text {CC }}$.

RF (Pin 2): Single-Ended Input for the RF Signal. This pin is internally connected to the primary side of the RF input transformer, which has low DC resistance to ground. A series DC-blocking capacitor should be used to avoid damage to the integrated transformer. The RF input is impedance matched, as long as the selected LO input is driven with a $0 \mathrm{dBm} \pm 6 \mathrm{~dB}$ source between 0.7 GHz and 1.2 GHz .

CT (Pin 3): RF Transformer Secondary Center-Tap. This pin may require a bypass capacitor to ground. See the Applications Information section. This pin has an internally generated bias voltage of 1.2 V . It must be DC-isolated from ground and $\mathrm{V}_{\mathrm{CC}}$.
GND (Pins 4, 10, 12, 13, 17, Exposed Pad Pin 21): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad metal of the package provides both electrical contact to ground and good thermal contact to the printed circuit board.

SHDN (Pin 5): Shutdown Pin. When the input voltage is less than 0.3 V , the internal circuits supplied through pins $6,8,14,18$ and 19 are enabled. When the input voltage is greater than 3 V , all circuits are disabled. Typical input current is less than $10 \mu \mathrm{~A}$. This pin must not be allowed to float.
$\mathbf{V}_{\text {CC2 }}$ (Pin 6) and $\mathbf{V}_{\text {CC1 }}$ (Pin 8): Power Supply Pins for the LO Buffer and Bias Circuits. These pins are internally connected and must be externally connected to a regulated 3.3V supply, with bypass capacitors located close to the pin. Typical current consumption is 97 mA .

LOBIAS (Pin 7): This Pin Allows Adjustment of the LO Buffer Current. Typical DC voltage is 2.2 V .
LOSEL (Pin 9):L01/L02 SelectPin. When the inputvoltage is less than 0.3 V , the LO1 port is selected. When the input voltage is greater than 3 V , the LO port is selected. Typical input current is $11 \mu \mathrm{~A}$ for $\mathrm{LOSEL}=3.3 \mathrm{~V}$. This pin must not be allowed to float.

L01 (Pin 11) and LO2 (Pin 15): Single-Ended Inputs for the Local Oscillators. These pins are internally biased at OV and require external DC blocking capacitors. Both inputs are internally matched to $50 \Omega$, even when the chip is disabled (SHDN = high).
$V_{\text {cc3 }}$ (Pin 14): Power Supply Pin for the LO Switch. This pin must be connected to a regulated 3.3 V supply and bypassed to ground with a capacitor near the pin. Typical DC current consumption is less than $100 \mu \mathrm{~A}$.

IFGND (Pin 16): DC Ground Return for the IF Amplifier. This pin must be connected to ground to complete the IF amplifier's DC current path. Typical DC current is 96 mA .
IF- $^{-}$(Pin 18) and IF ${ }^{+}$(Pin 19): Open-Collector Differential Outputs for the IF Amplifier. These pins must be connected to a DC supply through impedance matching inductors, or a transformer center-tap. Typical DC current consumption is 48 mA into each pin.

IFBIAS (Pin 20): This Pin Allows Adjustment of the IF Amp Current. Typical DC voltage is 2.1 V .

## BLOCK DIAGRAM



## TEST CIRCUIT



| L1, L2 vs IF <br> Frequencies |  |
| :---: | :---: |
| IF (MHz) | L1, L2 (nH) |
| 140 | 270 |
| 190 | 150 |
| 240 | 100 |
| 380 | 33 |
| 450 | 22 |


| REF DES | VALUE | SIZE | COMMENTS |
| :---: | :---: | :---: | :---: |
| C3, C4 | 100 pF | 0402 | AVX |
| C6, C7, C8 | 22 pF | 0402 | AVX |
| C5, C9 | $1 \mu \mathrm{~F}$ | 0603 | AVX |
| C10 | 1000 pF | 0402 | AVX |
| L1, L2 | 150 nH | 0603 | Coilcraft 0603CS |
| L3 | 30 nH | 0603 | Coilcraft 0603CS |
| R2 | 2.05 k | 0402 |  |
| T1 <br> (Alternate) | TC4-1W-7ALN+ <br> (WBC4-6TLB) |  | Mini-Circuits <br> (Coilcraft) |

HIGH-SIDE LO

| C1 | 5.6pF | 0402 | AVX |
| :---: | :---: | :---: | :---: |
| C2 | 1.5pF | 0402 | AVX |
| LOW-SIDE LO |  |  |  |
| C1, C2 | 100pF | 0402 | AVX |

Figure 1. Standard Downmixer Test Circuit Schematic (190MHz IF)

## APPLICATIONS InFORMATION

## Introduction

The LTC5540 consists of a high linearity passive doublebalanced mixer core, IF buffer amplifier, high speed singlepole double-throw (SPDT) LO switch, LO buffer amplifier and bias/enable circuits. See Pin Functions section for a description of each pin function. The RF and LO inputs are single-ended. The IF output is differential. Low-side or high-side LO injection can be used. The evaluation circuit, shown in Figure 1, utilizes bandpass IF output matching and an IF transformer to realize a $50 \Omega$ single-ended IF output. The evaluation board layout is shown in Figure 2.


Figure 2. Evaluation Board Layout

## RF Input

The mixer's RF input, shown in Figure 3, is connected to the primary winding of an integrated transformer. A $50 \Omega$ match is realized when a series capacitor, C1, is connected to the RF input. C1 is also needed for DC blocking if the RF source has DC voltage present, since the primary side of the RF transformer is DC-grounded internally. The DC resistance of the primary is approximately $5 \Omega$.
The secondary winding of the RF transformer is internally connected to the passive mixer. The center-tap of the transformer secondary is connected to pin 3 (CT) to allow the connection of bypass capacitor, C 2 . The value of C 2 is LO frequency-dependent. C2 should be located within

2 mm of pin 3 for proper high-frequency decoupling. The nominal DC voltage on the CT pin is 1.2 V .
For the RF input to be properly matched, the selected LO input must be driven. The values of C1 and C2 can be chosen to optimize the performance for high-side or low-side LO (see the table in Figure 1). For high-side applications, a broadband input match is realized with $\mathrm{C} 1=5.6 \mathrm{pF}$. The measured input return loss is shown in Figure 4 for LO frequencies of $700 \mathrm{MHz}, 1090 \mathrm{MHz}$ and 1200 MHz . As shown in Figure 4, the RF input impedance is dependent on LO frequency, although a single value of C 1 is adequate to cover a wide RF range.


Figure 3. RF Input Schematic


5541 F04
Figure 4. RF Input Return Loss

## APPLICATIONS INFORMATION

The RF input impedance and input reflection coefficient, versus RF frequency, is listed in Table 1. The reference plane for this data is pin 2 of the IC, with no external matching, and the LO is driven at 1090 MHz .

Table 1. RF Input Impedance and S11
(at Pin 2, No External Matching, LO Input Driven at 1090MHz)

| RF <br> (GHz) | RF INPUT <br> IMPEDANCE | S11 |  |
| :---: | :---: | :---: | :---: |
|  |  | ANGLE |  |
| 0.4 | $14.7+\mathrm{j} 19.7$ | 0.6 | 133.8 |
| 0.5 | $18.1+\mathrm{j} 24.4$ | 0.6 | 122.9 |
| 0.6 | $23.1+\mathrm{j} 27.7$ | 0.5 | 113.4 |
| 0.7 | $29.9+\mathrm{j} 30.6$ | 0.4 | 102.3 |
| 0.8 | $39.0+\mathrm{j} 32.9$ | 0.4 | 88.2 |
| 0.9 | $52.8+\mathrm{j} 31.7$ | 0.3 | 67.8 |
| 1.0 | $67.3+\mathrm{j} 15.4$ | 0.2 | 34.3 |
| 1.1 | $55.2-\mathrm{j} 13.4$ | 0.1 | -61.4 |
| 1.2 | $36.2-\mathrm{j} 11.2$ | 0.2 | -133.5 |
| 1.3 | $31.2-\mathrm{j} 4.8$ | 0.2 | -162.4 |
| 1.4 | $29.8-\mathrm{j} 0.2$ | 0.3 | -179.2 |



Figure 5. LO Input Schematic

## LO Inputs

The mixer's LO input circuit, shown in Figure 5, consists of an integrated SPDT switch, a balun transformer, and a two-stage high-speed limiting differential amplifier to drive the mixer core. The LTC5540's LO amplifiers are optimized for the 0.7 GHz to 1.2 GHz LO frequency range. LO frequencies above or below this frequency range may be used with degraded performance.

The LO switch is designed for high isolation and fast ( $<50 \mathrm{~ns}$ ) switching. This allows the use of two active synthesizers in frequency-hopping applications. If only one synthesizer is used, then the unused LO input may be grounded. The LO switch is powered by $\mathrm{V}_{\mathrm{CC3}}$ (Pin 14) and controlled by the LOSEL logic input (Pin 9). The L01 and LO2 inputs are always $50 \Omega$-matched when $\mathrm{V}_{\mathrm{CC}}$ is applied to the chip, even when the chip is shutdown. The DC resistance of the selected LO input is approximately $23 \Omega$ and the unselected input is approximately $50 \Omega$. A logic table for the LO switch is shown in Table 2. Measured LO input return loss is shown in Figure 6.

Table 2. LO Switch Logic Table

| LOSEL | ACTIVE LO INPUT |
| :---: | :---: |
| Low | LO1 |
| High | LO2 |

The LO amplifiers are powered by $V_{C C 1}$ and $V_{C C 2}$ (pin 8 and pin 6). When the chip is enabled (SHDN = low), the internal bias circuit provides a regulated 4mA current to the amplifier's bias input, which in turn causes the amplifiers to draw approximately 80 mA of DC current. This 4 mA reference is also connected to LOBIAS (Pin 7) to allow modification of the amplifier's DC bias current for special applications. The recommended application circuits require no LO amplifier bias modification, so this pin should be left open-circuited.


5540 F06
Figure 6. LO Input Return loss

## APPLICATIONS InFORMATION

The nominal LO input level is 0 dBm although the limiting amplifiers will deliver excellent performance over $a \pm 6 \mathrm{dBm}$ input power range. LO input power greater than 6dBm may cause conduction of the internal ESD diodes. Series capacitors C3 and C4 optimize the input match and provide DC blocking.
The L01 input impedance and input reflection coefficient, versus frequency, is shown in Table 3. The LO2 port is identical due to the symmetric device layout and packaging.

Table 3. L01 Input Impedance vs Frequency (at Pin 11, No External Matching, LOSEL = Low)

| FREQUENCY <br> (GHz) | INPUT <br> IMPEDANCE | S11 |  |
| :---: | :---: | :---: | :---: |
|  |  | ANGLE |  |
| 0.6 | $48.9+\mathrm{j} 30.6$ | 0.3 | 74.9 |
| 0.7 | $62.8+\mathrm{j} 29.4$ | 0.28 | 51.9 |
| 0.8 | $78.0+\mathrm{j} 17.2$ | 0.25 | 23.9 |
| 0.9 | $80.4-\mathrm{j} 4.55$ | 0.24 | -6.5 |
| 1.0 | $68.3-\mathrm{j} 20.5$ | 0.23 | -38.4 |
| 1.1 | $54.6-\mathrm{j} 24.1$ | 0.23 | -66.3 |
| 1.2 | $44.7-\mathrm{j} 22.3$ | 0.24 | -90.1 |
| 1.3 | $38.1-\mathrm{j} 18.7$ | 0.25 | -110.5 |
| 1.4 | $33.8-\mathrm{j} 14.9$ | 0.26 | -127.3 |

## IF Output

The IF amplifier, shown in Figure 7, has differential opencollector outputs ( $\mathrm{IF}^{+}$and $\mathrm{IF}^{-}$), a DC ground return pin (IFGND), and a pin for modifying the internal bias (IFBIAS). The IF outputs must be biased atthe supply voltage (VCIF), which is applied through matching inductors L1 and L2. Alternatively, the IF outputs can be biased through the center tap of a transformer. Each IF output pin draws approximately 48 mA of DC supply current ( 96 mA total). Resistor R2 is used to improve the impedance match.
IFGND (pin 16) must be grounded or the amplifier will not draw DC current. Grounding through inductor L3 improves LO-IF and RF-IF leakage performance but is otherwise not necessary. High DC resistance in L3 will reduce the IF amplifier supply current, which will degrade RF performance.

For optimum single-ended performance, the differential IF outputs must be combined through an external IF


Figure 7. IF Amplifier Schematic with Bandpass Match
transformer or discrete IF balun circuit. The evaluation board (see Figures 1 and 2) uses a 4:1 ratio IF transformer for impedance transformation and differential to singleended transformation. It is also possible to eliminate the IF transformer and drive differential filters or amplifiers directly.
The IF output impedance can be modeled as $320 \Omega$ in parallel with 2.3 pF at IF frequencies. An equivalent smallsignal model (including bondwire inductance) is shown in Figure 8. Frequency-dependent differential IF output impedance is listed in Table 4. This data is referenced to the package pins (with no external components) and includes the effects of IC and package parasitics.


Figure 8. IF Output Small-Signal Model

## APPLICATIONS INFORMATION

## Bandpass IF Matching

The IF output can be matched for IF frequencies as low as 70 MHz or as high as 500 MHz using the bandpass IF matching shown in Figure 1 and Figure 7. L1 and L2 resonate with the internal IF output capacitance at the desired IF frequency. The value of L1, L2 is calculated as follows:

$$
L 1=L 2=1 /\left[\left(2 \pi f_{\mathrm{IF}}\right)^{2} \cdot 2 \cdot \mathrm{C}_{\mathrm{IF}}\right]
$$

where $\mathrm{C}_{\text {IF }}$ is the internal IF capacitance (listed in Table 4).
Values of L 1 and L 2 are tabulated in Figure 1 for various IF frequencies. For IF frequencies below 70 MHz , the values of L1, L2 become unreasonably high and the lowpass topology shown in Figure 9 is preferred. Measured IF output return loss for bandpass IF matching is plotted in Figure 10.

Table 4. IF Output Impedance vs Frequency

| FREQUENCY (MHz) | DIFFERENTIAL OUTPUT IMPEDANCE ( $\mathrm{R}_{\mathrm{IF}} \\| \mathrm{X}_{\mathrm{IF}}\left(\mathrm{C}_{\mathrm{IF}}\right)$ ) |
| :---: | :---: |
| 70 | 674 \|| -j1137 (2pF) |
| 140 | 628 \|| -j569 (2pF) |
| 190 | 606 \|| -j419 (2pF) |
| 240 | 584 \|| -j316 (2.1pF) |
| 300 | 561 \|| - j253 (2.1pF) |
| 380 | 532 \|| -j182 (2.3pF) |
| 450 | 511 \|| -j154 (2.3pF) |

## Lowpass IF Matching

An alternative IF matching network shown in Figure 9 uses a lowpass topology, which provides excellent RF to IF and LO to IF isolation. $V_{\text {CCIF }}$ is supplied through the center tap of the 4:1 transformer. A lowpass impedance transformation is realized by shunt elements R2 and C13 (in parallel with the internal $R_{I F}$ and $\mathrm{C}_{\mathrm{IF}}$ ), and series inductors L1 and L2. Resistor R2 is used to reduce the IF output resistance, or it can be deleted for the highest conversion gain. The final impedance transformation to $50 \Omega$ is realized by transformer T1. The matching element values shown in Figure 9 are optimized for a wideband 30MHz-150MHz IF match. The demo board (see Figure 2) has been laid out to accommodate this matching topology with very few modifications.


Figure 9. IF Output with Lowpass Matching


Figure 10. IF Output Return Loss - Bandpass Matching

## IF Amplifier Bias

The IF amplifier delivers excellent performance with $V_{\text {CCIF }}=3.3 \mathrm{~V}$, which allows the $V_{\text {CC }}$ and $V_{\text {CCIF }}$ supplies to be common. With $\mathrm{V}_{\text {CIIF }}$ increased to 5 V , the RF input P1dB increases by almost 3dB, at the expense of higher power consumption. Mixer performance at 900 MHz is shown in Table 5 with $\mathrm{V}_{\text {CIIF }}=3.3 \mathrm{~V}$ and 5 V . For the highest conversion gain, high-Q wire-wound chip inductors are recommended for L1 and L2, especially when using $V_{\text {CCIF }}=3.3 \mathrm{~V}$. Low-cost multilayer chip inductors may be substituted, with a slight reduction in conversion gain.

Table 5. Performance Comparison with $\mathrm{V}_{\text {CCIF }}=3.3 \mathrm{~V}$ and 5 V (RF = 900MHz, High-Side LO, IF = 190MHz)

| $\mathbf{V}_{\text {CCIF }}$ | $\mathbf{I}_{\text {CCIF }}$ | $\mathbf{G}_{\mathbf{C}}$ | P1dB | IIP3 | NF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V | 96 | 7.9 | 11 | 25.9 | 9.9 |
| 5 V | 99 | 7.9 | 14.5 | 25.9 | 10.0 |
| 55405 |  |  |  |  |  |

## APPLICATIONS InFORMATION

The IFBIAS pin (pin 20) is available for reducing the DC current consumption of the IF amplifier, at the expense of IIP3. This pin should be left open-circuited for optimum performance. The internal bias circuit produces a 4 mA reference for the IF amplifier, which causes the amplifier to draw approximately 96 mA . If resistor R1 is connected to pin 20 as shown in Figure 7, a portion of the reference current can be shunted to ground, resulting in reduced IF amplifier current. For example, R1 $=1 \mathrm{k} \Omega$ will shunt away 1.5 mA from pin 20 and the IF amplifier current will be reduced by $38 \%$ to approximately 59 mA . The nominal, open-circuit DC voltage at pin 20 is 2.1 V . Table 6 lists RF performance at 900 MHz versus IF amplifier current.

Table 6. Mixer Performance with Reduced IF Amplifier Current (RF = 900MHz, High-Side LO, IF = 190MHz, $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CCIF }}=3.3 \mathrm{~V}$ )

| R1 <br> $(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{I C C I F}$ <br> $(\mathbf{m A})$ | $\mathbf{G}_{\mathbf{C}}$ <br> $(\mathbf{d B})$ | IIP3 <br> $(\mathbf{d B m})$ | $\mathbf{P 1 d B}$ <br> $(\mathbf{d B m})$ | $\mathbf{N F}$ <br> $(\mathbf{d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPEN | 96 | 7.9 | 25.9 | 11.0 | 9.9 |
| 4.7 | 86 | 7.7 | 25.3 | 11.1 | 9.9 |
| 2.2 | 77 | 7.6 | 24.7 | 11.3 | 9.9 |
| 1 | 59 | 7.3 | 23.0 | 10.8 | 9.8 |

$\left(\mathrm{RF}=900 \mathrm{MHz}\right.$, Low-Side LO, IF $=190 \mathrm{MHz}, \mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CCIF }}=3.3 \mathrm{~V}$ )

| R1 <br> $(\mathbf{k} \boldsymbol{\Omega})$ | $\mathbf{I C C I F}^{(2)}$ <br> $(\mathbf{m A})$ | $\mathbf{G}_{\mathbf{C}}$ <br> $(\mathbf{d B})$ | IIP3 <br> $(\mathbf{d B m})$ | P1dB <br> $(\mathbf{d B m})$ | $\mathbf{N F}$ <br> $(\mathbf{d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPEN | 96 | 7.0 | 24.4 | 11.0 | 10.6 |
| 4.7 | 86 | 6.9 | 23.4 | 11.0 | 10.6 |
| 2.2 | 77 | 6.8 | 23.2 | 11.1 | 10.6 |
| 1 | 59 | 6.3 | 22.4 | 10.5 | 10.5 |

## Shutdown Interface

Figure 11 shows a simplified schematic of the SHDN pin interface. To disable the chip, the SHDN voltage must be higher than 3.0 V . If the shutdown function is not required, the SHDN pin should be connected directly to GND. The voltage at the SHDN pin should never exceed the power supply voltage $\left(\mathrm{V}_{C C}\right)$ by more than 0.3 V . If this should occur, the supply current could be sourced through the ESD diode, potentially damaging the IC.

The SHDN pin must be pulled high or low. If left floating, then the on/off state of the IC will be indeterminate. If a three-state condition can exist at the SHDN pin, then a pull-up or pull-down resistor must be used.


Figure 11. Shutdown Input Circuit

## Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internet ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transientthat exceeds the maximum rating. A supply voltage ramp time of greater than 1 ms is recommended.

## PACKAGE DESCRIPTION

UH Package
20-Lead Plastic QFN ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1818 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE

BOTTOM VIEW—EXPOSED PAD
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

450MHz Downconverting Mixer Application


Gain, NF and IIP3 vs RF Frequency


5541 TA02

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| Infrastructure |  |  |
| LT5527 | 400MHz to 3.7GHz, 5V Downconverting Mixer | 2.3dB Gain, 23.5dBm IIP3 and 12.5dB NF at 1900MHz, 5V/78mA Supply |
| LT5557 | 400MHz to 3.8GHz, 3.3V Downconverting Mixer | 2.9dB Gain, 24.7dBm IIP3 and 11.7dB NF at 1950MHz, 3.3V/82mA Supply |
| LTC6400-X | 300MHz Low Distortion IF Amp/ADC Driver | Fixed Gain of 8dB, 14dB, 20dB and 26dB; >36dBm OIP3 at 300MHz, Differential I/0 |
| LTC6401-X | 140MHz Low Distortion IF Amp/ADC Driver | Fixed Gain of 8dB, 14dB, 20dB and 26dB; >40dBm OIP3 at 140MHz, Differential I/0 |
| LTC6416 | 2GHz 16-Bit ADC Buffer | 40.25 dBm OIP3 to 300MHz, Programmable Fast Recovery Output Clamping |
| LTC6412 | 31dB Linear Analog VGA | 35 dBm OIP3 at 240 MHz , Continuous Gain Range -14dB to 17dB |
| LT5554 | Ultralow Distort IF Digital VGA | 48 dBm OIP3 at 200MHz, 2dB to 18dB Gain Range, 0.125 dB Gain Steps |
| LT5575 | 700MHz to 2.7GHz Direct Conversion I/Q Demodulator | Integrated Baluns, 28dBm IIP3, 13dBm P1dB, 0.03dB I/Q Amplitude Match, $0.4^{\circ}$ Phase Match |
| LT5578 | 400MHz to 2.7GHz Upconverting Mixer | 27 dBm OIP3 at $900 \mathrm{MHz}, 24.2 \mathrm{dBm}$ at 1.95GHz, Integrated RF Transformer |
| LT5579 | 1.5GHz to 3.8GHz Upconverting Mixer | 27.3 dBm OIP3 at 2.14GHz, NF = 9.9dB, 3.3V Supply, Single-Ended LO and RF Ports |
| LTC5598 | 5 MHz to 1.6GHz I/Q Modulator | 27.7 dBm OIP3 at $140 \mathrm{MHz}, 22.9 \mathrm{dBm}$ at $900 \mathrm{MHz},-161.2 \mathrm{dBm} / \mathrm{Hz}$ Noise Floor |
| RF Power Detectors |  |  |
| LT5534 | 50MHz to 3GHz Log RF Power Detector with 60dB Dynamic Range | $\pm 1 \mathrm{~dB}$ Output Variation over Temperature, 38ns Response Time, Log Linear Response |
| LT5537 | Wide Dynamic Range Log RF/IF Detector | Low Frequency to 1GHz, 83dB Log Linear Dynamic Range |
| LT5570 | 2.7GHz Mean-Squared Detector | $\pm 0.5 \mathrm{~dB}$ Accuracy Over Temperature and $>50 \mathrm{~dB}$ Dynamic Range, 500ns Rise Time |
| LT5581 | 6GHz Low Power RMS Detector | 40 dB Dynamic Range, $\pm 1 \mathrm{~dB}$ Accuracy Over Temperature, 1.5 mA Supply Current |
| ADCs |  |  |
| LTC2208 | 16-Bit, 130Msps ADC | 78dBFS Noise Floor, >83dB SFDR at 250MHz |
| LTC2262-14 | 14-Bit, 150Msps ADC Ultralow Power | 72.8 dB SNR , 88dB SFDR, 149mW Power Consumption |
| LTC2242-12 | 12-Bit, 250Msps ADC | 65.4dB SNR, 78dB SFDR, 740mW Power Consumption |
|  |  | 5540 |

