



# 16

# M16C/28 Group (M16C/28, M16C/28B)

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
M16C FAMILY / M16C/Tiny SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev. 2.00 Revision Date: Jan.31, 2007

Renesas Technology www.renesas.com

#### Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
   You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life
  - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

## How to Use This Manual

## 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/28 Group (M16C/28 and M16C/28B). Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Hardware manual	Hardware specifications (pin assignments,	M16C/28 Group	This hardware
	memory maps, peripheral function	(M16C/28,	manual
	specifications, electrical characteristics, timing	M16C/28B)	
	charts) and operation description	Hardware Manual	
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software manual	Description of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from Renesas	
	application examples	Technology Web si	te.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

## 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

#### (1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register P35 pin, VCC pin

## (2) Notation of Numbers


The indication "2" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "16" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 112

Hexadecimal: EFA016 Decimal: 1234

## 3. Register Notation

The symbols and terms used in register diagrams are described below.



\*1

Blank: Set to 0 or 1 according to the application.

0: Set to 0.

1: Set to 1.

X: Nothing is assigned.

\*2

RW: Read and write.

RO: Read only.

WO: Write only.

-: Nothing is assigned.

\*3

• Reserved bit

Reserved bit. Set to specified value.

\*4

• Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

# 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

# **Table of Contents**

Quick Reference by Address	B-1
1. Overview	1
1.1 Features	1
1.1.1 Applications	1
1.1.2 Specifications	2
1.2 Block Diagram	4
1.3 Product Information	6
1.4 Pin Assignment	10
1.5 Pin Description	19
2. Central Processing Unit (CPU)	22
2.1 Data Registers (R0, R1, R2 and R3)	22
2.2 Address Registers (A0 and A1)	22
2.3 Frame Base Register (FB)	23
2.4 Interrupt Table Register (INTB)	23
2.5 Program Counter (PC)	23
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	23
2.7 Static Base Register (SB)	23
2.8 Flag Register (FLG)	23
2.8.1 Carry Flag (C Flag)	23
2.8.2 Debug Flag (D Flag)	23
2.8.3 Zero Flag (Z Flag)	23
2.8.4 Sign Flag (S Flag)	
2.8.5 Register Bank Select Flag (B Flag)	
2.8.6 Overflow Flag (O Flag)	
2.8.7 Interrupt Enable Flag (I Flag)	
2.8.8 Stack Pointer Select Flag (U Flag)	
2.8.10 Reserved Area	
3. Memory	24
4. Special Function Register (SFR)	25

5. Reset	32
5.1 Hardware Reset	32
5.1.1 Hardware Reset 1	32
5.1.2 Hardware Reset 2	32
5.2 Software Reset	33
5.3 Watchdog Timer Reset	33
5.4 Oscillation Stop Detection Reset	33
5.5 Voltage Detection Circuit	35
5.5.1 Low Voltage Detection Interrupt	38
5.5.2 Limitations on Stop Mode	40
5.5.3 Limitations on WAIT Instruction	40
6. Processor Mode	41
7. Clock Generation Circuit	44
7.1 Main Clock	51
7.2 Sub Clock	52
7.3 On-chip Oscillator Clock	53
7.4 PLL Clock	53
7.5 CPU Clock and Peripheral Function Clock	55
7.5.1 CPU Clock	55
7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)	55
7.6 Power Control	56
7.6.1 Normal Operation Mode	56
7.6.2 Wait Mode	57
7.6.3 Stop Mode	59
7.7 System Clock Protective Function	63
7.8 Oscillation Stop and Re-oscillation Detect Function	63
7.8.1 Operation when CM27 bit is set to "0" (Oscillation Stop Detection Reset)	64
7.8.2 Operation when CM27 bit is set to "1" (Oscillation Stop and Re-oscillation Detect Interrupt)	64
7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function	65
8. Protection	66
9. Interrupts	67
9.1 Type of Interrupts	67
9.1.1 Software Interrupts	
9.1.2 Hardware Interrupts	69

9.2 Interrupts and Interrupt Vector	
9.2.1 Fixed Vector Tables	70
9.2.2 Relocatable Vector Tables	71
9.3 Interrupt Control	72
9.3.1 I Flag	75
9.3.2 IR Bit	
9.3.3 ILVL2 to ILVL0 Bits and IPL	75
9.4 Interrupt Sequence	
9.4.1 Interrupt Response Time	
9.4.2 Variation of IPL when Interrupt Request is Accepted	
9.4.3 Saving Registers	
9.4.4 Returning from an Interrupt Routine	80
9.5 Interrupt Priority	
9.5.1 Interrupt Priority Resolution Circuit	80
9.6 INT Interrupt	82
9.7 NMI Interrupt	83
9.8 Key Input Interrupt	83
9.9 Address Match Interrupt	84
I0. Watchdog Timer	86
10.1 Count Source Protective Mode	87
I1. DMAC	88
11.1 Transfer Cycles	93
11.1.1 Effect of Source and Destination Addresses	93
11.1.2 Effect of Software Wait	93
11.2. DMA Transfer Cycles	95
11.3 DMA Enable	
11.4 DMA Request	96
11.5 Channel Priority and DMA Transfer Timing	97
I2. Timer	98
12.1 Timer A	
12.1.1 Timer Mode	
12.1.2 Event Counter Mode	
12.1.3 One-shot Timer Mode	
12 1 4 Pulse Width Modulation (PWM) Mode	

12.2 Timer B	114
12.2.1 Timer Mode	116
12.2.2 Event Counter Mode	117
12.2.3 Pulse Period and Pulse Width Measurement Mode	118
12.2.4 A/D Trigger Mode	120
12.3 Three-phase Motor Control Timer Function	122
12.3.1 Position-Data-Retain Function	133
13. Timer S	135
13.1 Base Timer	146
13.1.1 Base Timer Reset Register(G1BTRR)	
13.2 Interrupt Operation	
13.3 DMA Support	
13.4 Time Measurement Function	152
13.5 Waveform Generating Function	156
13.5.1 Single-Phase Waveform Output Mode	
13.5.2 Phase-Delayed Waveform Output Mode	
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode	
13.6 I/O Port Function Select	163
13.6.1 INPC17 Alternate Input Pin Selection	164
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17	164
14. Serial I/O	165
14.1 UARTi (i=0 to 2)	165
14.1.1 Clock Synchronous serial I/O Mode	
14.1.2 Clock Asynchronous Serial I/O (UART) Mode	
14.1.3 Special Mode 1 (I <sup>2</sup> C bus mode)(UART2)	191
14.1.4 Special Mode 2 (UART2)	201
14.1.5 Special Mode 3 (IEBus mode)(UART2)	205
14.1.6 Special Mode 4 (SIM Mode) (UART2)	207
14.2 SI/O3 and SI/O4	212
14.2.1 SI/Oi Operation Timing	215
14.2.2 CLK Polarity Selection	215
14.2.3 Functions for Setting an SOUTi Initial Value	216
15. A/D Converter	217
15.1 Operating Modes	223
15.1.1 One-Shot Mode	223
15.1.2 Repeat mode	225

15.1.3 Single Sweep Mode	227
15.1.4 Repeat Sweep Mode 0	229
15.1.5 Repeat Sweep Mode 1	231
15.1.6 Simultaneous Sample Sweep Mode	233
15.1.7 Delayed Trigger Mode 0	236
15.1.8 Delayed Trigger Mode 1	242
15.2 Resolution Select Function	248
15.3 Sample and Hold	248
15.4 Power Consumption Reducing Function	248
15.5 Output Impedance of Sensor under A/D Conversion	249
16. Multi-master I <sup>2</sup> C bus Interface	250
16.1 I <sup>2</sup> C0 Data Shift Register (S00 register)	259
16.2 I <sup>2</sup> C0 Address Register (S0D0 register)	
16.3 I <sup>2</sup> C0 Clock Control Register (S20 register)	260
16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0–CCR4)	
16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)	
16.3.3 Bit 6: ACK Bit (ACKBIT)	
16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)	
16.4 I <sup>2</sup> C0 Control Register 0 (S1D0)	262
16.4.1 Bits 0 to 2: Bit Counter (BC0–BC2)	262
16.4.2 Bit 3: I <sup>2</sup> C Interface Enable Bit (ES0)	262
16.4.3 Bit 4: Data Format Select Bit (ALS)	262
16.4.4 Bit 6: I <sup>2</sup> C bus Interface Reset Bit (IHR)	
16.4.5 Bit 7: I <sup>2</sup> C bus Interface Pin Input Level Select Bit (TISS)	263
16.5 I <sup>2</sup> C0 Status Register (S10 register)	264
16.5.1 Bit 0: Last Receive Bit (LRB)	264
16.5.2 Bit 1: General Call Detection Flag (ADR0)	264
16.5.3 Bit 2: Slave Address Comparison Flag (AAS)	264
16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)	264
16.5.5 Bit 4: I <sup>2</sup> C bus Interface Interrupt Request Bit (PIN)	265
16.5.6 Bit 5: Bus Busy Flag (BB)	265
16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)	266
16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)	266
16.6 I <sup>2</sup> C0 Control Register 1 (S3D0 register)	267
16.6.1 Bit 0 : Interrupt Enable Bit by STOP Condition (SIM )	267
16.6.2 Bit 1: Interrupt Enable Bit at the Completion of Data Receive (WIT)	
16.6.3 Rite 2.3 : Port Function Salact Rite DED DEC	268

16.6.4 Bits 4,5 : SDA/SCL Logic Output Value Monitor Bits SDAM/SCLM	269
16.6.5 Bits 6,7: I <sup>2</sup> C System Clock Select Bits ICK0, ICK1	269
16.6.6 Address Receive in STOP/WAIT Mode	269
16.7 I <sup>2</sup> C0 Control Register 2 (S4D0 Register)	270
16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE)	271
16.7.2 Bit1: Time-Out Detection Flag (TOF)	271
16.7.3 Bit2: Time-Out Detection Period Select Bit (TOSEL)	
16.7.4 Bits 3,4,5: I <sup>2</sup> C System Clock Select Bits (ICK2-4)	
16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN)	
16.8 I <sup>2</sup> C0 START/STOP Condition Control Register (S2D0 Register)	
16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4)	
16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP)	
16.8.3 Bit6 : SCL/SDA Interrupt Pin Select Bit (SIS)	
16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL)	
16.9 START Condition Generation Method	
16.10 START Condition Duplicate Protect Function	
16.11 STOP Condition Generation Method	274
16.12 START/STOP Condition Detect Operation	276
16.13 Address Data Communication	
16.13.1 Example of Master Transmit	
16.13.2 Example of Slave Receive	278
16.14 Precautions	279
17. Programmable I/O Ports	282
17.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10)	282
17.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10)	282
17.3 Pull-up Control Register 0 to 2 (PUR0 to PUR2 Registers)	282
17.4 Port Control Register (PCR Register)	
17.5 Pin Assignment Control Register (PACR)	
17.6 Digital Debounce Function	
18. Flash Memory Version	296
18.1 Flash Memory Performance	296
18.1.1 Boot Mode	297
18.2 Memory Map	298
18.3 Functions To Prevent Flash Memory from Rewriting	302
18.3.1 ROM Code Protect Function	302
18.3.2 ID Code Check Function	302

18.4 CPU Rewrite Mode	. 304
18.4.1 EW Mode 0	. 305
18.4.2 EW Mode 1	. 305
18.5 Register Description	. 306
18.5.1 Flash Memory Control Register 0 (FMR0)	. 306
18.5.2 Flash Memory Control Register 1 (FMR1)	
18.5.3 Flash Memory Control Register 4 (FMR4)	
18.6 Precautions in CPU Rewrite Mode	. 312
18.6.1 Operation Speed	. 312
18.6.2 Prohibited Instructions	. 312
18.6.3 Interrupts	. 312
18.6.4 How to Access	. 312
18.6.5 Writing in the User ROM Area	. 312
18.6.6 DMA Transfer	. 313
18.6.7 Writing Command and Data	. 313
18.6.8 Wait Mode	. 313
18.6.9 Stop Mode	. 313
18.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode	. 313
18.7 Software Commands	. 314
18.7.1 Read Array Command (FF16)	. 314
18.7.2 Read Status Register Command (7016)	
18.7.3 Clear Status Register Command (5016)	
18.7.4 Program Command (4016)	. 315
18.7.5 Block Erase	. 316
18.8 Status Register	. 318
18.8.1 Sequence Status (SR7 and FMR00 Bits )	
18.8.2 Erase Status (SR5 and FMR07 Bits)	
18.8.3 Program Status (SR4 and FMR06 Bits)	
18.8.4 Full Status Check	.319
18.9 Standard Serial I/O Mode	. 321
18.9.1 ID Code Check Function	
18.9.2 Example of Circuit Application in Standard Serial I/O Mode	
18.10 Parallel I/O Mode	
18.10.1 ROM Code Protect Function	
9 Flectrical Characteristics	328

20. Precautions	350
20.1 SFR	350
20.1.1 For 80-Pin and 85-Pin Package	350
20.1.2 For 64-Pin Package	350
22.1.3 Register Setting	350
20.1.4 For Flash Memory (128K+4K) Version and Mask ROM Version	351
20.2 Clock Generation Circuit	352
20.2.1 PLL Frequency Synthesizer	352
20.2.2 Power Control	353
20.3 Protection	355
20.4 Interrupts	356
20.4.1 Reading Address 0000016	356
20.4.2 Setting the SP	356
20.4.3 NMI Interrupt	356
20.4.4 Changing the Interrupt Generate Factor	356
20.4.5 INT Interrupt	357
20.4.6 Rewrite the Interrupt Control Register	358
20.4.7 Watchdog Timer Interrupt	358
20.5 DMAC	359
20.5.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)	359
20.6 Timer	360
20.6.1 Timer A	360
20.6.2 Timer B	363
20.6.3 Three-phase Motor Control Timer Function	364
20.7 Timer S	365
20.7.1 Rewrite the G1IR Register	365
20.7.2 Rewrite the ICOCiIC Register	366
20.7.3 Waveform Generating Function	366
20.7.4 IC/OC Base Timer Interrupt	366
20.8 Serial I/O	367
20.8.1 Clock-Synchronous Serial I/O	367
20.8.2 UART Mode	368
20.8.3 SI/O3, SI/O4	368
20.9 A/D Converter	369
20.10 Multi-master I <sup>2</sup> C bus Interface	371
20.10.1 Writing to the S00 Register	371
20.10.2 AL Flag	371

20.11 Programmable I/O Ports	372
20.12 Electric Characteristic Differences Between Mask ROM and Flash Memory Version	373
20.13 Mask ROM Version	374
20.13.1 Internal ROM Area	374
20.13.2 Reserved Bit	374
20.14 Flash Memory Version	375
20.14.1 Functions to Inhibit Rewriting Flash Memory Rewrite	375
20.14.2 Stop Mode	375
20.14.3 Wait Mode	375
20.14.4 Low Power Dissipation Mode, On-Chip Oscillator Low Power Dissipation Mode	375
20.14.5 Writing Command and Data	375
20.14.6 Program Command	375
20.14.7 Operation Speed	375
20.14.8 Instructions Inhibited Against Use	375
20.14.9 Interrupts	376
20.14.10 How to Access	
20.14.11 Writing in the User ROM Area	
20.14.12 DMA Transfer	376
20.14.13 Regarding Programming/Erasure Times and Execution Time	
20.14.14 Definition of Programming/Erasure Times	
20.14.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products (U7, U9).	
20.14.16 Boot Mode	
20.14.17 Standard Serial I/O Mode	377
20.15 Noise	
20.15.1 Trace of Print Board (85-pin Package)	378
20.16 Instruction for a Device Use	379
Appendix 1. Package Dimensions	. 380
Appendix 2. Functional Comparison	382
Appendix 2.1 Difference between M16C/28 Group Normal-ver. and M16C/28 Group T-ver./V-ver	382
Appendix 2.2 Difference between M16C/28 Group and M16C/29 Group (Normal-ver.)	
Register Index	აఠ4

	Register	Symbol	Page
000016			
000116			
000216			
000316	December of the C	DMO	11
000416	Processor mode register 0	PM0	41 41
000516	Processor mode register 1	PM1	
000616	System clock control register 0	CM0	46
000716	System clock control register 1	CM1	47
000816	Address match interrupt anable register	AIED	0.5
000916	Address match interrupt enable register	AIER	85
000A <sub>16</sub>	Protect register	PRCR	66
000B <sub>16</sub>	Oscillation atom datastics resists.	CNAO	48
000C <sub>16</sub>	Oscillation stop detection register	CM2	40
000D16	Watahdaa timar atart ragistar	WDTS	07
000E16	Watchdog timer start register	WDC	87
001016	Watchdog timer control register	WDC	87
	Address match interrunt register 0	RMAD0	85
001116	Address match interrupt register 0	ININDU	00
001216			
001316			
001416	Address match interrupt register 1	RMAD1	85
001516	Addicas materialitati register i	וטאואטו	00
001716			
001716			
001916	Voltage detection register 1	VCR1	36
001916 001A16	Voltage detection register 2	VCR2	36
001A16	Voltage detection register 2	VCINZ	30
001D16	PLL control register 0	PLC0	50
001D <sub>16</sub>	PLL control register 0	PLCU	50
001E <sub>16</sub>	Processor mode register 2	DMO	49
001E16	Processor mode register 2	PM2	37
002016	Low voltage detection interrupt register	D4INT	31
002016	DMA0 source pointer	SAR0	92
002116	Divinto dodroc pointer	O/ tito	32
002216			
002416			
002516	DMA0 destination pointer	DAR0	92
002516	Divisio decimation pointer	27 11 10	02
002716			
002816			
002016	DMA0 transfer counter	TCR0	92
002316 002A16			
		!	
002B <sub>16</sub>	DMA0 control register	DMOCON	91
	DMA0 control register	DM0CON	91
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub>	DMA0 control register	DM0CON	91
002B <sub>16</sub>	DMA0 control register	DM0CON	91
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub> 002E <sub>16</sub>	DMA0 control register	DM0CON	91
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub> 002E <sub>16</sub> 002F <sub>16</sub>		DM0CON SAR1	91
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub> 002E <sub>16</sub> 002F <sub>16</sub> 003O <sub>16</sub>	DMA0 control register  DMA1 source pointer		
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub> 002E <sub>16</sub> 002F <sub>16</sub> 0030 <sub>16</sub> 0031 <sub>16</sub>			
002B <sub>16</sub> 002C <sub>16</sub> 002D <sub>16</sub> 002E <sub>16</sub> 002F <sub>16</sub> 003O <sub>16</sub> 0031 <sub>16</sub> 0032 <sub>16</sub>			
002B16 002C16 002D16 002E16 002F16 003016 003116 003216	DMA1 source pointer		
002B16 002C16 002D16 002E16 002F16 003016 003116 003216 003316		SAR1	92
002B16 002C16 002D16 002E18 002F16 003016 003116 003216 003316 003416 003516	DMA1 source pointer	SAR1	92
002B16 002C16 002D16 002E18 002F16 003016 003116 003216 003316 003416 003516 003616	DMA1 source pointer  DMA1 destination pointer	SAR1  DAR1	92
002B16 002C16 002D16 002E16 002F16 003016 003116 003316 003416 003516 003616 003716	DMA1 source pointer	SAR1	92
002B16 002C16 002D16 002E16 002F16 00316 00316 003316 003416 003516 003616 003716	DMA1 source pointer  DMA1 destination pointer	SAR1  DAR1	92
002B16 002C16 002D16 002E16 002F16 00316 00316 003216 003316 003416 003516 003616 003716 003816 003816	DMA1 source pointer  DMA1 destination pointer	SAR1  DAR1	92
002B16 002C16 002D16 002E18 002F16 003O16 003116 003216 003316 003616 003616 003716 003816 003916 003A16 003A16	DMA1 source pointer  DMA1 destination pointer  DMA1 transfer counter	DAR1 TCR1	92 92 92
002B16 002C16 002D16 002E18 002F16 003O16 003116 003216 003316 003616 003616 003716 003816 003916 003A16 003A16 003B16	DMA1 source pointer  DMA1 destination pointer	SAR1  DAR1	92
002B16 002C16 002D16 002E18 002F16 003O16 003116 003216 003316 003616 003616 003716 003816 003916 003A16 003A16	DMA1 source pointer  DMA1 destination pointer  DMA1 transfer counter	DAR1 TCR1	92 92 92

The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page
004016			
004116			
004216			
004316	INITO : do mando a contrat as a circles	INITOIO	70
004416	INT3 interrupt control register	INT3IC	73
004516	IC/OC 0 interrupt control register	ICOC0IC	73
004616	IC/OC 1 interrupt control register,	ICOC1IC,	73
004716	I <sup>2</sup> C-BUS interface interrupt control register	IICIC	
004716	IC/OC base timer interrupt control register, SclSDA interrupt control register	BTIC, SCLDAIC	73
004816	SI/O4 interrupt control register.	S4IC,	
004016	INT5 interrupt control register	INT5IC	73
004916	SI/O3 interrupt control register,	S3IC,	
004510	INT4 interrupt control register	INT4IC	73
004A <sub>16</sub>	UART2 Bus collision detection interrupt control register	BCNIC	73
004B <sub>16</sub>	DMA0 interrupt control register	DM0IC	73
004C <sub>16</sub>		DM1IC	73
004D <sub>16</sub>	- · · · · · · · · · · · · · · · · · ·	KUPIC	73
004E <sub>16</sub>	A/D conversion interrupt control register	ADIC	73
004F <sub>16</sub>	UART2 transmit interrupt control register	S2TIC	73
005016	UART2 receive interrupt control register	S2RIC	73
005116	UART0 transmit interrupt control register	S0TIC	73
005216	UART0 receive interrupt control register	S0RIC	73
005316	UART1 transmit interrupt control register	S1TIC	73
005416	UART1 receive interrupt control register	S1RIC	73
005516	Timer A0 interrupt control register	TA0IC	73
005616	Timer A1 interrupt control register	TA1IC	73
005716	Timer A2 interrupt control register	TA2IC	73
005816	Timer A3 interrupt control register	TA3IC	73
005916	Timer A4 interrupt control register	TA4IC	73
005A <sub>16</sub>	Timer B0 interrupt control register	TB0IC	73
005B <sub>16</sub>	Timer B1 interrupt control register	TB1IC	73
005C <sub>16</sub>	Timer B2 interrupt control register	TB2IC	73
005D <sub>16</sub>	INT0 interrupt control register	INT0IC	73
005E <sub>16</sub>	INT1 interrupt control register	INT1IC	73
005F <sub>16</sub>	INT2 interrupt control register	INT2IC	73
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C <sub>16</sub>			
006D16			
006E16			
007016			
007116			
007216			
007216			
007416			
007516			
007616			
007716			
007816			
007916			
007A <sub>16</sub>			
007B <sub>16</sub>			
007C <sub>16</sub>			
007D <sub>16</sub>			
007E <sub>16</sub>			
007F <sub>16</sub>			

Address	Register	Symbol	Page
01B0 <sub>16</sub>			
01B1 <sub>16</sub>			
01B2 <sub>16</sub>			
01B3 <sub>16</sub>	Flash memory control register 4(2)	FMR4	309
01B4 <sub>16</sub>			
01B5 <sub>16</sub>	Flash memory control register 1 (2)	FMR1	308
01B6 <sub>16</sub>			
01B7 <sub>16</sub>	Flash memory control register 0(2)	FMR0	308
01B8 <sub>16</sub>			
01B9 <sub>16</sub>			
021016	Low-power Consumption Control 0	LPCC0	351
021116	To the contract of the contract of		
021216			
021316			
021416			
021516			
021616			
021716			
021816			
021916			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025916			
025A <sub>16</sub>			
025B <sub>16</sub>			
025C <sub>16</sub>	On this posillator control register	ROCR	47
025D <sub>16</sub>	On-chip oscillator control register  Pin assignment control register	PACR	172,292
025E <sub>16</sub>	Peripheral clock select register	PCLKR	49
025F <sub>16</sub>	Low-power Consumption Control 1	LPCC1	351
		Li 00 i	
02E0 <sub>16</sub>	I <sup>2</sup> C0 data shift register	S00	253
02E1 <sub>16</sub>			
02E2 <sub>16</sub>	I <sup>2</sup> C0 address register	S0D0	252
02E3 <sub>16</sub>	I <sup>2</sup> C0 control register 0	S1D0	254
02E416	I <sup>2</sup> C0 clock control register	S20	253
02E5 <sub>16</sub>	I <sup>2</sup> C0 start/stop condition control register		258
02E616	I <sup>2</sup> C0 control register 1	S3D0	256
02E7 <sub>16</sub>	I <sup>2</sup> C0 control register 2	S4D0	257
02E8 <sub>16</sub>	I <sup>2</sup> C0 status register	S10	255
02E9 <sub>16</sub>	-		
02EA <sub>16</sub>			
0255			
02FE <sub>16</sub>			
02FF <sub>16</sub>			

Address	Register	Symbol	Page
030016	TM, WG register 0	G1TM0, G1PO0	141,142
030216	TM, WG register 1	G1TM1, G1PO1	141,142
030416	TM, WG register 2	G1TM2, G1PO2	141,142
030616 030716	TM, WG register 3	G1TM3, G1PO3	141,142
030816	TM, WG register 4	G1TM4, G1PO4	141,142
030A <sub>16</sub> 030B <sub>16</sub>	TM, WG register 5	G1TM5, G1PO5	141,142
030C <sub>16</sub> 030D <sub>16</sub>	TM, WG register 6	G1TM6, G1PO6	141,142
030E <sub>16</sub>	TM, WG register 7	G1TM7, G1PO7	141,142
031016	WG control register 0	G1POCR0	141
031116	WG control register 1	G1POCR1	141
031216	WG control register 2	G1POCR2	141
031316	WG control register 3	G1POCR3	141
031416	WG control register 4	G1POCR4	141
031516	WG control register 5	G1POCR5	141
031616	WG control register 6	G1POCR6	141
031716	WG control register 7	G1POCR7	141
031816	TM control register 0	G1TMCR0	140
031916	TM control register 1	G1TMCR1	140
031A <sub>16</sub>	TM control register 2	G1TMCR2	140
031B <sub>16</sub>	TM control register 3	G1TMCR3	140
031C <sub>16</sub>	TM control register 4	G1TMCR4	140
031D <sub>16</sub>	TM control register 5	G1TMCR5	140
031E <sub>16</sub>	TM control register 6	G1TMCR6	140
031F <sub>16</sub>	TM control register 7	G1TMCR7	140
0320 <sub>16</sub>	Base timer register	G1BT	137
032216	Base timer control register 0	G1BCR0	137
032316	Base timer control register 1	G1BCR1	138
032416	TM prescale register 6	G1TPR6	140
032516	TM prescale register 7	G1TPR7	140
032616	Function enable register	G1FE	143
032716	Function select register	G1FS	143
0328 <sub>16</sub>	Base timer reset register	G1BTRR	139
032A <sub>16</sub>	Divider register	G1DV	138
032B <sub>16</sub> 032C <sub>16</sub>			
032D <sub>16</sub>			
032E <sub>16</sub>			
032F <sub>16</sub>			
033016	Interrupt request register	G1IR	144
033116	Interrupt enable register 0	G1IE0	145
033216	Interrupt enable register 1	G1IE1	145
033316		<u>_</u> .	1-7-0
033416			
033516			
033616			
033716			
033816			
033916			
033A <sub>16</sub>			
033B <sub>16</sub>			
033C <sub>16</sub>			
033D16			
033D <sub>16</sub>	NMI digital debounce register	NDDR	293

### NOTES:

- The blank areas are reserved and cannot be accessed by users.
   This register is included in the flash memory version.

Address	Register	Symbol	Page
034016		,	
034016			
034216	Times A4 4 register	TA11	127
034316	Timer A1-1 register	IAII	127
034416	Timer A2-1 register	TA21	127
034516	Tilliel A2-1 Tegistel	IAZI	
034616	Timer A4-1 register	TA41	127
034716	Three-phase PWM control register 0	INVC0	124
0348 <sub>16</sub> 0349 <sub>16</sub>	Three-phase PWM control register 1	INVC1	125
034A <sub>16</sub>	Three-phase output buffer register 0	IDB0	126
034B <sub>16</sub>	Three-phase output buffer register 1	IDB1	126
034C <sub>16</sub>	Dead time timer	DTT	126
034D <sub>16</sub>	Timer B2 interrupt occurrence frequency set counter	ICTB2	126
034E <sub>16</sub>	Position-data-retain function contol register	PDRF	134
034F <sub>16</sub>			
035016			
035116			
035216			
035416			
035516			
035616			
035716			
035816			
035916			
035A <sub>16</sub>			
035B <sub>16</sub>			
035C <sub>16</sub> 035D <sub>16</sub>			
	Interrupt request cause select register 2	IECDOA	74
1 1135 Har			
035E <sub>16</sub>	• •	IFSR2A IFSR	74, 82
035E <sub>16</sub> 035F <sub>16</sub> 0360 <sub>16</sub>	Interrupt request cause select register  SI/O3 transmit/receive register		
035F <sub>16</sub>	Interrupt request cause select register	IFSR	74, 82 213
035F <sub>16</sub>	Interrupt request cause select register	IFSR	74, 82 213 213
035F <sub>16</sub> 0360 <sub>16</sub> 0361 <sub>16</sub> 0362 <sub>16</sub> 0363 <sub>16</sub>	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator	S3C S3BRG	74, 82 213 213 213
035F16 036016 036116 036216 036316 036416	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register	IFSR S3TRR S3C	74, 82 213 213
035F16 036016 036116 036216 036316 036416 036516	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register	S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F <sub>16</sub> 0360 <sub>16</sub> 0361 <sub>16</sub> 0362 <sub>16</sub> 0363 <sub>16</sub> 0364 <sub>16</sub> 0365 <sub>16</sub> 0366 <sub>16</sub>	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036616 036716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register	S3C S3BRG S4TRR	74, 82 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036616 036716 036816	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036616 036716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036316 036516 036616 036716 036816	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036316 036516 036616 036616 036816 036916	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036316 036516 036616 036716 036816 036816 036816 036816 036816	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036616 036716 036816 036916 036816 036916 036016 036016	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036516 036716 036816 036916 036916 036016 036016 036016 036016	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036416 036516 036616 036716 036816 036816 036816 036016 036816 036816 036816 036816 036816 036816	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036216 036216 036216 036316 036516 036516 036616 036616 036616 036616 036616 036616 036716 036716 036716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036116 036216 036316 036316 036516 036516 036716 036816 036816 036016 036016 036716 03616 036716 036716 036716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213
035F16 036016 036216 036216 036216 036316 036516 036516 036616 036616 036616 036616 036616 036616 036716 036716 036716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register	IFSR S3TRR S3C S3BRG S4TRR	74, 82 213 213 213 213 213 213 174
035F16 036016 036116 036216 036316 036316 036516 036516 036516 036616 036616 036016 036016 036016 036016 036016 036016 036016 036016 036016 036016	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 bit rate generator	S3C S3BRG S4TRR S4C S4BRG	74, 82 213 213 213 213 213 213 213 174
035F16 036016 036116 036216 036316 036316 036516 036516 036616 036616 036616 036616 036616 036616 036716 037016 037116 037116 037216	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR3 U2SMR2	74, 82 213 213 213 213 213 213 213 174 174 174 173
035F16 036016 036116 036216 036316 036316 036316 036616 036616 036616 036616 036816 036816 036816 036816 036816 037016 037116 037216 037316 037316 037316 037316	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register 2	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR	74, 82 213 213 213 213 213 213 213 174 174 174 173 173
035F16 036016 036116 036216 036316 036316 036516 036616 036616 036616 036616 036616 036616 036616 036616 036616 036716 037016 037016 037216 037316 037316 037316 037316	Interrupt request cause select register SI/O3 transmit/receive register  SI/O3 control register  SI/O3 bit rate generator  SI/O4 transmit/receive register  SI/O4 control register  SI/O4 bit rate generator  UART2 special mode register 4  UART2 special mode register 3  UART2 special mode register 2  UART2 special mode register 1  UART2 special mode register 2  UART2 special mode register 2  UART2 transmit/receive mode register	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR	74, 82 213 213 213 213 213 213 213 213 174 174 174 173 173 170
035F16 036016 036116 036218 036316 036316 036516 036516 036616 036816 036816 036816 036816 036816 036716 037016 037116 037316 037316 037316 037316 037316	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O3 bit rate generator SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register 2	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR	74, 82 213 213 213 213 213 213 213 174 174 174 173 173
035F16 036016 036116 036216 036316 036316 036516 036516 036716 036816 036816 036816 036816 036816 036816 036816 037116 037116 037116 037316 037316 037316 037516 037716	Interrupt request cause select register SI/O3 transmit/receive register  SI/O3 control register  SI/O3 bit rate generator  SI/O4 transmit/receive register  SI/O4 control register  SI/O4 bit rate generator  UART2 special mode register 4  UART2 special mode register 3  UART2 special mode register 2  UART2 special mode register 1  UART2 special mode register 2  UART2 special mode register 2  UART2 transmit/receive mode register	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR	74, 82 213 213 213 213 213 213 213 213 174 174 174 173 173 170
035F16 036016 036116 036216 036316 036316 036516 036516 036716 036816 036916 036816 036016 036016 03616 037016 037116 037216 037316 037316 037416 037516 037616 037716 037716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O4 sit rate generator SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register UART2 transmit/receive mode register UART2 transmit/receive mode register UART2 transmit buffer register	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR3 U2SMR2 U2SMR U2BRG U2BRG U2TB	74, 82 213 213 213 213 213 213 213 213 174 174 173 173 170 169
035F16 036016 036116 036216 036316 036316 036516 036516 036516 036616 036616 036616 036616 036616 036616 036716 037016 03716 037316 037316 037316 037316 037316 037316 037316 037316 037316 037316	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register 2 UART2 transmit/receive mode register UART2 bit rate generator  UART2 transmit buffer register UART2 transmit/receive control register 0	S3C S3BRG S4TRR S4C S4BRG S4BRG U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2BRG U2TB U2C0	74, 82 213 213 213 213 213 213 213 213 174 174 175 170 169
035F16 036016 036116 036216 036316 036316 036516 036516 036716 036816 036916 036816 036016 036016 03616 037016 037116 037216 037316 037316 037416 037516 037616 037716 037716	Interrupt request cause select register SI/O3 transmit/receive register SI/O3 control register SI/O4 sit rate generator SI/O4 transmit/receive register SI/O4 control register SI/O4 bit rate generator SI/O4 bit rate generator  UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register UART2 transmit/receive mode register UART2 transmit/receive mode register UART2 transmit buffer register	S3C S3BRG S4TRR S4C S4BRG U2SMR4 U2SMR3 U2SMR2 U2SMR U2BRG U2BRG U2TB	74, 82 213 213 213 213 213 213 213 213 174 174 173 173 170 169 169

Address	Register	Symbol	Page
038016	Count start flag	TABSR	101,115
038116	Clock prescaler reset flag	CPSRF	102,115
038216	One-shot start flag	ONSF	102
038316	Trigger select register	TRGSR	102,129
038416	Up-down flag	UDF	101
038516			
0386 <sub>16</sub>	Timer A0 register	TA0	101
0388 <sub>16</sub>	Timer A1 register	TA1	101,127
038A <sub>16</sub>	Timer A2 register	TA2	101,127
038C <sub>16</sub> 038D <sub>16</sub>	Timer A3 register	TA3	101
038E <sub>16</sub>	Timer A4 register	TA4	101,127
0390 <sub>16</sub>	Timer B0 register	TB0	115
0392 <sub>16</sub>	Timer B1 register	TB1	115
039416	Timer B2 register	TB2	115,129
039616	Timer A0 mode register	TA0MR	100
039716	Timer A1 mode register	TA1MR	100,130
039816	Timer A2 mode register	TA2MR	100.130
039916	Timer A3 mode register	TA3MR	100
039A <sub>16</sub>	Timer A4 mode register	TA4MR	100,130
039B <sub>16</sub>	Timer B0 mode register	TB0MR	114
039C <sub>16</sub>	Timer B1 mode register	TB1MR	114
039D <sub>16</sub>	Timer B2 mode register	TB2MR	114,130
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	128,222
039F <sub>16</sub>	rimer <b>D2</b> opecial mede regione.	.5200	,
03A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	170
03A1 <sub>16</sub>	UART0 bit rate generator	U0BRG	169
03A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	169
03A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	171
03A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	172
03A6 <sub>16</sub>	UART0 receive buffer register	U0RB	169
03A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	170
03A9 <sub>16</sub>	UART1 bit rate generator	U1BRG	169
03AA <sub>16</sub>	UART1 transmit buffer register	U1TB	169
03AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	171
03AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	172
03AE <sub>16</sub>	UART1 receive buffer register	U1RB	169
03B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	171
03B1 <sub>16</sub>			
03B2 <sub>16</sub>			
03B3 <sub>16</sub>			
03B4 <sub>16</sub>			
03B5 <sub>16</sub>			
03B6 <sub>16</sub>			
03B7 <sub>16</sub>			
03B8 <sub>16</sub>	DMA0 request cause select register	DM0SL	90
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	91
03BB <sub>16</sub>			
03BC <sub>16</sub>			
03BD <sub>16</sub>			
03BE <sub>16</sub>			
03BF <sub>16</sub>			

NOTE:
1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page	
03C0 <sub>16</sub>	A/D register 0	AD0	221	
03C2 <sub>16</sub>	A/D register 1	AD1	221	
03C4 <sub>16</sub>	A/D register 2	AD2	221	
03C6 <sub>16</sub>	A/D register 3	AD3	221	
03C8 <sub>16</sub> 03C9 <sub>16</sub>	A/D register 4	AD4	221	
03CA <sub>16</sub> 03CB <sub>16</sub>	A/D register 5	AD5	221	
03CC <sub>16</sub>	A/D register 6	AD6	221	
03CE <sub>16</sub>	A/D register 7	AD7	221	
03D0 <sub>16</sub>				
03D1 <sub>16</sub>	A/D trigger controli-t	ADTROCON	200	
03D2 <sub>16</sub>	00	ADTRGCON	220	
03D3 <sub>16</sub>	•	ADSTATO	221	
03D4 <sub>16</sub>	A/D control register 2	ADCON2	219	
03D516	A/D control register 0	ADCONO	219	
03D6 <sub>16</sub>	A/D control register 0	ADCON0	219	
03D7 <sub>16</sub>	A/D control register 1	ADCON1	213	
03D8 <sub>16</sub>				
03D9 <sub>16</sub>				
03DA <sub>16</sub>				
03DB <sub>16</sub>				
03DC <sub>16</sub>				
03DD <sub>16</sub>				
03DE <sub>16</sub>				
03DF <sub>16</sub>	Don't DO no nieton	DO.	200	
03E0 <sub>16</sub>	•	P0	290 290	
	Port P1 register	P1	289	
	Port P1 direction register	PD0 PD1	289	
03E3 <sub>16</sub>	Port P2 register	P2		
03E4 <sub>16</sub>			290	
03E516	<u> </u>	P3	290	
03E6 <sub>16</sub>	Port P2 direction register	PD2	289	
03E7 <sub>16</sub>	Port P3 direction register	PD3	289	
03E8 <sub>16</sub>				
03E9 <sub>16</sub>				
03EA <sub>16</sub>				
03EB <sub>16</sub>				
	Port P6 register	P6	290	
	Port P7 register	P7	290	
	Port P6 direction register	PD6	289	
03EF <sub>16</sub>		PD7	289	
03F0 <sub>16</sub>	Port P8 register	P8	290	
03F1 <sub>16</sub>	•	P9	290	
03F2 <sub>16</sub>	Port P8 direction register	PD8	289	
03F3 <sub>16</sub>	Port P9 direction register	PD9	289	
03F4 <sub>16</sub>	Port P10 register	P10	290	
03F5 <sub>16</sub>				
03F6 <sub>16</sub>	Port P10 direction register	PD10	289	
03F7 <sub>16</sub>				
03F8 <sub>16</sub>				
03F9 <sub>16</sub>				
03FA <sub>16</sub>				
03FB <sub>16</sub>				
03FC <sub>16</sub>	Pull-up control register 0	PUR0	291	
03FD <sub>16</sub>	Pull-up control register 1	PUR1	291	
	I	DUDO	004	
03FE <sub>16</sub>	Pull-up control register 2	PUR2	291	

NOTE:

1. The blank areas are reserved and cannot be accessed by users.



## M16C/28 Group (M16C/28, M16C/28B)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## 1. Overview

### 1.1 Features

The M16C/28 Group (M16C/28, M16C/28B) of single-chip control MCUs incorporates the M16C/60 series CPU core, employing the high-performance silicon gate CMOS technology and sophisticated instructions for a high level of efficiency. The M16C/28 Group (M16C/28, M16C/28B) are housed in 64-pin and 80-pin plastic molded LQFP packages and also in 85-pin plastic molded TFLGA (Thin Fine Pitch Land Grid Array) package. This MCU is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier and DMAC for high-speed operation processing to make adequate for office automation, communication devices, and other high-speed processing applications.

The M16C/28 Group has normal version, T version, and V version.

This hardware manual only describes the normal version. For information on T version and V version, please contact Renesas Technology Corp.

### 1.1.1 Applications

Audio, cameras, office equipment, communication equipment, portable equipment, home appliances (inverter solution), motor control, industrial equipment, etc.

## 1.1.2 Specifications

Table 1.1 and 1.2 list specification outline.

Table 1.1 Specifications (80/85-Pin Package)

Item	Function	Specification		
CPU	Number of basic instructions	91 instructions		
	Minimum instruction	41.7 ns (f(BCLK) = 24 MHz, Vcc = 4.2 V to 5.5 V) (M16C/28B)		
	excution time	50 ns (f(BCLK) = 20 MHz, Vcc= 3.0 V to 5.5 V) (M16C/28,M16C/28B)		
		100 ns (f(BCLK) = 10 MHz, Vcc= 2.7 V to 5.5 V) (M16C/28,M16C/28B)		
İ	Operation mode	Single chip mode		
	Address space	1 Mbyte		
	Memory capacity	See Tables 1.3 and 1.4		
Peripheral	I/O port	Input/Output: 71 lines		
Function	Multifunction timer	TimerA: 16 bits x 5 channels, TimerB: 16 bits x 3 channels		
		Three-phase motor control timer		
		TimerS (Input Capture/Output Compare):		
		16bit base timer x 1 channel (Input/Output x 8 channels)		
	Serial I/O	2 channels (UART0, UART1)		
		UART, clock synchronous		
		1 channel (UART2)		
		UART, clock synchronous, I <sup>2</sup> C bus, or IEbus <sup>(1)</sup>		
		2 channels (SI/O3, SI/O4)		
		Clock synchronous		
		1 channel (Multi-Master I <sup>2</sup> C bus)		
	A/D converter	10 bits x 24 channels		
	DMAC	2 channels		
	Watchdog timer	15 bits x 1 (with prescaler)		
	Interrupt	25 internal and 8 external sources, 4 software sources, 7 levels		
	Clock generation circuit	4 circuits		
		Main clock (These circuits contain a built-in feedback)		
		• Sub-clock resistor)		
		On-chip oscillator		
		PLL frequency synthesizer		
	Oscillation stop detect function	Main clock oscillation stop, re-oscillation detect function		
Ī	Voltage detection circuit	Available		
Electrical	Power supply voltage	Vcc = 4.2 V to 5.5 V (f(BCLK) = 24 MHz) (M16C/28B)		
Characteristics		Vcc = 3.0 V to 5.5 V (f(BCLK) = 20 MHz) (M16C/28, M16C/28B)		
		Vcc = 2.7 V to 5.5 V (f(BCLK) = 10 MHz) (M16C/28, M16C/28B)		
	Power consumption	23 mA (Vcc = 5 V, f(BCLK) = 24 MHz) (M16C/28B)		
		18 mA (Vcc = 5 V, f(BCLK) = 20 MHz)		
		25 μA (f(Xcin) = 32 KHz on RAM)		
		3.0 μA (VCC = 3 V, f(Xcin) = 32 KHz, in wait mode)		
		0.7 μA (Vcc = 3 V, in stop mode)		
Flash Memory	Program/erase supply voltage	2.7 V to 5.5 V		
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5)		
		/10,000 times (Block A, Block B <sup>(2)</sup> )		
Operating Ambient Temperature		-20 to 85°C/-40 to 85°C <sup>(2)</sup>		
Operating Amb.	ient Temperature	-20 to 85°C/-40 to 85°C/-7		

## NOTES:

- 1. IEBus is a trademark of NEC Electronics Corporation.
- 2. Refer to **Tables 1. 5** to **1.7 Product Code** for number of program/erase and operating ambient temperature.
- 3. PLL frequency synthesizer is required to use the M16C/28B at f(BCLK) = 24 MHz.



Table 1.2 Specifications (64-Pin Package)

Item	Function	Specification		
CPU	Number of basic instructions	91 instructions		
	Minimum instruction	41.7 ns (f(BCLK) = 24 MHz, VCC = 4.2 V to 5.5 V) (M16C/28B)		
	excution time	50 ns (f(BCLK) = 20 MHz, VCC = 3.0 V to 5.5 V) (M16C/28,M16C/28B)		
		100 ns (f(BCLK) = 10 MHz, VCC = 2.7 V to 5.5 V) (M16C/28,M16C/28B)		
	Operation mode	Single chip mode		
	Address space	1 Mbyte		
	Memory capacity	See Tables 1.3 and 1.4		
Peripheral	I/O Port	Input/Output: 55 lines		
Function	Multifunction timer	TimerA: 16 bits x 5 channels, TimerB: 16 bits x 3 channels		
		Three-phase motor control timer		
		TimerS (Input Capture/Output Compare):		
		16bit base timer x 1 channel (Input/Output x 8 channels)		
-	Serial I/O	2 channels (UART0, UART1)		
		UART, clock synchronous		
		1 channel (UART2)		
		UART, clock synchronous, I <sup>2</sup> C bus, or IEbus <sup>(1)</sup>		
		1 channels (SI/O3, SI/O4)		
		Clock synchronous		
		1 channel (Multi-Master I <sup>2</sup> C bus)		
	A/D converter	10 bits x 13 channels		
	DMAC	2 channels		
	Watchdog timer	15 bits x 1 (with prescaler)		
	Interrupt	24 internal and 8 external sources, 4 software sources, 7 levels		
	Clock generation circuit	4 circuits		
		Main clock (These circuits contain a built-in feedback)		
		• Sub-clock   resistor)		
		On-chip oscillator		
		PLL frequency synthesizer		
	Oscillation stop detect function	Main clock oscillation stop, re-oscillation detect function		
	Voltage detection circuit	Available		
Electrical	Power supply voltage	VCC = 4.2 V to 5.5 V (f(BCLK) = 24 MHz) (M16C/28B)		
Characteristics		VCC = 3.0 V to 5.5 V (f(BCLK) = 20 MHz) (M16C/28, M16C/28B)		
		Vcc = 2.7 V to 5.5 V (f(BCLK) = 10 MHz) (M16C/28, M16C/28B)		
	Power consumption	23 mA (Vcc = 5 V, f(BCLK) = 24 MHz) (M16C/28B)		
		16 mA (Vcc = 5 V, f(BCLK) = 20 MHz)		
		25 $\mu$ A (f(Xcin) = 32 KHz on RAM)		
		3.0 $\mu$ A (VCC = 3 V, f(XCIN) = 32 KHz, in wait mode)		
Floob Marra	Dua mana /a mana a mana hi wa li	0.7 μA (Vcc = 3 V, in stop mode)		
Flash Memory	Program/erase supply voltage	2.7V to 5.5V		
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5)		
	· . <del>-</del>	/10,000 times (Block A, Block B <sup>(2)</sup> )		
	ient Temperature	-20 to 85C°/-40 to 85C°(2)		
Package		64-pin plastic mold LQFP		

## NOTES:

- 1. IEBus is a trademark of NEC Electronics Corporation.
- 2. Refer to **Tables 1. 5** to **1.7 Product Code** for number of program/erase and operating ambient temperature.
- 3. PLL frequency synthesizer is required to use the M16C/28B at f(BCLK) = 24 MHz.



## 1.2 Block Diagram

Figure 1.1 is a block diagram of the M16C/28 Group, 80-pin and 85-pin packages.

Figure 1.2 is a block diagram of the M16C/28 Group, 64-pin package.




Figure 1.1 M16C/28 Group Block Diagram (80-Pin Package and 85-Pin Package)




Figure 1.2 M16C/28 Group Block Diagram (64-Pin Package)

## 1.3 Product Information

**Tables 1.3** and **1.4** list the M16C/28 Group product information and **Figure 1.3** shows the product numbering system. The specifications are partially different between normal-ver.and T/ V-ver..

Table 1.3 M16C/28 Group Product List -Normal-ver.

As of January, 2007

Part Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code	
M30280F6WG	(N)	48 K + 4 K	4K				
M30280F8WG	(N)	64 K + 4 K	4K	PTLG0085JB-A (85F0G)			
M30280FAWG	(N)	96 K + 4 K	8K				
M30280F6HP	(N)	48 K + 4 K	4K				
M30280F8HP	(N)	64 K + 4 K	4K	PLQP0080KB-A (80P6Q-A)	<b>-</b>		
M30280FAHP	(N)	96 K + 4 K	8K		Flash Memory	U3, U5, U7, U9	
M30280FCHP	(N)	128 K + 4 K	12K		•		
M30281F6HP	(N)	48 K + 4 K	4K				
M30281F8HP	(N)	64 K + 4 K	4K	PLQP0064KB-A (64P6Q-A)			
M30281FAHP	(N)	96 K + 4 K	8K	PLQP0004ND-A (04P0Q-A)			
M30281FCHP	(N)	128 K + 4 K	12K				
M30280M8-XXXHP	(N)	64 K	4K				
M30280MA-XXXHP	(N)	96 K	8K	PLQP0080KB-A (80P6Q-A)			
M30280MC-XXXHP	(N)	128 K	12K		Mask	U3, U5	
M30281M8-XXXHP	(N)	64 K	4K		ROM	03, 03	
M30281MA-XXXHP	(N)	96 K	8K	PLQP0064KB-A (64P6Q-A)			
M30281MC-XXXHP	(N)	128 K	12K	-			


(N): New

Table 1.4 M16C/28B Group Product List -Normal-ver.

As	of .	lanuary,	, 2007
----	------	----------	--------

Part Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30280FCBHP	(D)	128 K + 4 K	12 K	PLQP0080KB-A (80P6Q-A)	Flash	U7
M30281FCBHP	(D)	128 K + 4 K	12 K	PLQP0064KB-A (64P6Q-A)	memory	01

(D): Under development



**Figure 1.3 Product Numbering System** 

Table 1.5 Product Code (Flash Memory Version) - M16C/28 Normal Version, 64-, 80-, and 85-Pin Packages

Product Code		Internal ROM (Program Space: Blocks 0 to 5)			nal ROM Blocks A and B)	Operating Ambient	
	Package	Program and erase endurance	Temperature range	Program and erase endurance	Temperature range	Temperature	
U3	Lead free	100		100	0 to 60℃	-40 to 85℃	
U5		0 to 60℃	100	0 10 00-0	-20 to 85℃		
U7		1 000	0 10 00 0	10,000	-40 to 85℃	-40 to 85℃	
U9		1,000		10,000	-20 to 85℃	-20 to 85℃	

#### NOTE:

1. The lead contained products, D3, D5, D7 and D9, are put together with U3, U5, U7 and U9 respectively. Lead-free (Sn-Ag-Cu plating) products can be mounted by both conventional Sn-Pb paste and Lead-free paste.

Table 1.6 Product Code (Flash Memory-ver.) - M16C/28B Normal Version, 64- and 80-Pin Package

Product Code			ternal ROM Space: Blocks 0 to 5)		rnal ROM : Blocks A and B)	Operating Ambient	
	Package	Program and erase endurance	Temperature range	Program and erase endurance	Temperature range	Temperature	
U7	Lead-free	1,000	0 to 60℃	10,000	-40 to 85℃	-40 to 85℃	

Table 1.7 Product Code (Mask ROM Version) - M16C/28 Normal Version

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85℃
U5	Load-liee	-20 to 85℃





Figure 1.4 Marking Diagram-M16C/28 Group Normal-ver.

## 1.4 Pin Assignment

Figures 1.5 to 1.7 show the pin Assignments (top view).



#### NOTES:

- 1. The numbers in each grid (circle) show the pin numbers of the M30280FAHP (PLQP0080KB-A (80P6Q-A))
- 2. Connect grids written as (Vss) to Vss(GND) or leave them open.
- 3. Set PACR2 to PACR0 bits in the PACR register to "0112" before you input and output it after resetting to each pin. When the PACR register is not set, the input and output function of some pins are disabled.

Package: PTLG0085JB-A(85F0G)

Figure 1.5 Pin Assignment (Top View) of 85-pin Package

Table 1.8 Pin Characteristics for 85-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
A1		P95				CLK4		AN25	1
A2		P96				SOUT4		AN26	80
А3	AVcc								78
A4	VREF								77
A5		P101						AN <sub>1</sub>	74
A6		P105	KI <sub>1</sub>					AN <sub>5</sub>	70
A7		P00						AN0o	67
A8		P03						AN03	64
A9		P05						AN05	62
A10		P06						AN06	61
B1		P92		TB2IN					3
B2		P93						AN24	2
В3		P97				SIN4		AN27	79
B4		P100						AN <sub>0</sub>	76
B5		P102						AN <sub>2</sub>	73
B6		P104	KI <sub>0</sub>					AN4	71
B7		P107	KIз					AN <sub>7</sub>	68
B8		P02						AN02	65
B9		P04						AN04	63
B10		P07						AN07	60
C1	CNVss								6
C2		P90		TBoin					5
C3		P91		TB1IN					4
C4	AVss								75
C5		P103						AN <sub>3</sub>	72
C6	Vss <sup>(1)</sup>								(11)
C7		P106	KI <sub>2</sub>					AN <sub>6</sub>	69
C8		P01						AN01	66
C9		P10						AN20	59
C10		P11						AN21	58
D1	Хсоит	P86							8
D2	XCIN	P87							7
D3	RESET								9
D4	Vss <sup>(1)</sup>								(11)
D8		P12						AN22	57
D9		P13						AN23	56
D10		P14							55
E1	Хоит								10
E2	XIN								12
E3	Vss								11

Table 1.8 Pin Characteristics for 85-Pin Package (continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
E8		P15	ĪNT3	IDV				ADTRG	54
E9		P16	ĪNT4	IDW					53
E10		P17	ĪNT5	IDU	INPC17				52
F1 \	Vcc								13
F2 \	Vcc								13
F3		P85	NMI	SD					14
F8 \	Vss <sup>(1)</sup>								(11)
F9		P20			OUTC10 / INPC10		SDAMM		51
ГЭ		P20			OUTC11 /		SDAMM		51
F10		P21			INPC11		SCLMM		50
G1		P84	ĪNT2	ZP					15
G2		P83	ĪNT1						16
G3		P82	ĪNT <sub>0</sub>						17
G8		P22			OUTC12 / INPC12				49
C0		P23			OUTC13 /				48
G9		F23			INPC13 OUTC14 /				48
G10		P24			INPC14				47
H1		P81		TA4IN / U					18
H2		P80		TA40UT / U					19
Н3		P71		TAoin		RxD2 / SCL2 / CLK1			26
H4		P66				RxD1			29
H5 \	Vss <sup>(1)</sup>								(11)
H6		P35							34
H7		P32				Sout3			37
H8		P25			OUTC15 / INPC15				46
Н9		P26			OUTC16 / INPC16				45
H10		P27			OUTC17 / INPC17				44
J1		P76		ТАзоит					21
J2		P74		TA2OUT / W					23
J3		P72		TA10UT / V		CLK2 / RxD1			25
J4		P67				TxD1 RTS1 / CTS1/ CTS0 /			28
J5		P64				CLKS1			31
J6		P36							33
J7		P33							36
J8		P62				RxD0			41
J9		P60				RTS0 / CTS0			43
J10		P61				CLK <sub>0</sub>			42
K1		P77		ТАзім					20
K2		P75		TA2IN / W					22
K3		P73		TA1IN / V		CTS2 / RTS2 / TXD1  TxD2 / SDA2 / RTS1 /			24
K4		P70		ТАооит		CTS1 / CTS0 / CLKS1			27
K5		P65				CLK1			30
K6		P37							32
K7		P34							35
K8		P63				TxD0			40
K9		P30				CLK3			39
K10		P31	<u> </u>		<u></u>	SIN3	<u> </u>		38




Figure 1.6 Pin Assignment (Top View) of 80-Pin Package

Table 1.9 Pin Characteristics for 80-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin
1		P95				CLK4		AN25
2		P93						AN24
3		P92		TB2IN				
4		P91		TB1IN				
5		P90		TB0IN				
6	CNVss							
7	XCIN	P87						
8	Хсоит	P86						
9	RESET							
10	Хоит							
11	Vss							
12	XIN							
13	Vcc							
14		P85	NMI	SD				
15		P84	ĪNT2	ZP				
16		P83	ĪNT <sub>1</sub>					
17		P82	ĪNT <sub>0</sub>					
18		P81		TA4IN / Ū				
19		P80		TA40UT / U				
20		P77		TA3IN				
21		P76		ТАзоит				
22		P75		TA2IN / W				
23		P74		TA2OUT / W				
24		P73		TA1IN / V		CTS2 / RTS2 / TxD1		
25		P72		TA10UT / V		CLK2 / RxD1		
26		P71		TAoin		RxD2 / SCL2 / CLK1		
27		P70		ТАооит		TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1		
28		P67				TxD1		
29		P66				RxD1		
30		P65				CLK1		
31		P64				RTS1 / CTS1/ CTS0 / CLKS1		
32		P37						
33		P36						
34		P35						
35		P34						
36		P33						
37		P32				<b>S</b> оитз		
38		P31				SIN3		
39		P30				CLK3		
40		P63				TxD0		

Table 1.9 Pin Characteristics for 80-Pin Package (continued)

Pin No.	Control Pin	Port	Interrupt Pin		Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin
41		P62				RxD0		
42		P61				CLK <sub>0</sub>		
43		P60				RTS0 / CTS0		
44		P27			OUTC17 / INPC17			
45		P26			OUTC16 / INPC16			
46		P25			OUTC15 / INPC15			
47		P24			OUTC14 / INPC14			
48		P23			OUTC13 / INPC13			
49		P22			OUTC12 / INPC12			
50		P21			OUTC11 / INPC11		SCLMM	
51		P20			OUTC10 / INPC10		SDAMM	
52		P17	ĪNT5	IDU	INPC17			
53		P16	ĪNT4	IDW				
54		P15	ĪNT3	IDV				ADTRG
55		P14						
56		P13						AN23
57		P12						AN22
58		P11						AN21
59		P10						AN20
60		P07						AN07
61		P06						AN06
62		P05						AN05
63		P04						AN04
64		P03						AN03
65		P02						AN02
66		P01						AN01
67		P00						AN00
68		P107	KIз					AN <sub>7</sub>
69		P106	Kl <sub>2</sub>					AN <sub>6</sub>
70		P105	KI <sub>1</sub>					AN <sub>5</sub>
71		P104	KIo					AN4
72		P103						ANз
73		P102						AN <sub>2</sub>
74		P101						AN1
75	AVss							
76		P10 <sub>0</sub>						AN <sub>0</sub>
77	VREF							
78	AVcc							
79		P97				SIN4		AN27
80		P96				SOUT4		AN26




Figure 1.7 Pin Assignment (Top View) of 64-Pin Package

Table 1.10 Pin Characteristics for 64-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Mult-master I <sup>2</sup> C bus Pin	Analog Pin
1		P91		TA1IN				
2		P90		TBoin				
3	CNVss							
4	Xcin	P87						
5	Хсоит	P86						
6	RESET							
7	Хоит							
8	Vss							
9	XIN							
10	Vcc							
11		P85	NMI	SD				
12		P84	ĪNT2	ZP				
13		P83	ĪNT <sub>1</sub>					
14		P82	ĪNT <sub>0</sub>					
15		P81		TA4IN / Ū				
16		P80		TA40UT / U				
17		P77		TA3IN				
18		P76		ТАзоит				
19		P75		TA <sub>2IN</sub> / W				
20		P74		TA20UT / W				
21		P73		TA <sub>1IN</sub> / V		CTS2 / RTS2 / TxD1		
22		P72		TA10UT / V		CLK2 / RxD1		
23		P71		TAOIN		RxD2 / SCL2 / CLK1		
24		P70		TAoout		TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1		
25		P67		1710001		TxD1		
26		P66				RxD1		
27		P65				CLK1		
28		P64				RTS1 / CTS1/ CTS0 / CLKS1		
29		P33						
30		P32				Sout3		
31		P31				SIN3		
32		P30				CLK3		
33		P63				TxD0		
34		P62				RxD0		
35		P61				CLK <sub>0</sub>		
36		P60				RTS0 / CTS0		
37		P27			OUTC17 / INPC17			
38		P26			OUTC16 / INPC16			
39		P25			OUTC15 / INPC15			
40		P24			OUTC14 / INPC14			

Table 1.10 Pin Characteristics for 64-Pin Package (continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin
41		P23			OUTC13 / INPC13			
42		P22			OUTC12 / INPC12			
43		P21			OUTC11 / INPC11		SCLMM	
44		P20			OUTC10 / INPC10		SDAMM	
45		P17	ĪNT5	IDU	INPC17			
46		P16	ĪNT4	IDW				
47		P15	ĪNT3	IDV				ADTRG
48		P03						AN03
49		P02						AN02
50		P01						AN01
51		P00						AN00
52		P107	КIз					AN <sub>7</sub>
53		P106	Kl <sub>2</sub>					AN <sub>6</sub>
54		P105	KI <sub>1</sub>					AN <sub>5</sub>
55		P104	KI <sub>0</sub>					AN4
56		P103						AN <sub>3</sub>
57		P102						AN <sub>2</sub>
58		P101						AN <sub>1</sub>
59	AVss							
60		P100						AN <sub>0</sub>
61	VREF							
62	AVcc							
63		P93						AN24
64		P92		TB2IN				

# 1.5 Pin Description

Table 1.11 Pin Description (64-pin, 80-pin and 85-pin packages)

Classification	Symbol	I/O Type	Function
Power Supply	Vcc, Vss	1	Apply 2.7 to 5.5V to the Vcc pin. Apply 0V to the Vss pin.
Analog Power	AVcc	I	Supplies power to the A/D converter. Connect the AVcc pin to Vcc and
Supply	AVss		the AVss pin to Vss.
Reset Input	RESET	I	The microcomputer is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	Connect the CNVss pin to Vss.
Main Clock	XIN	ı	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator
Input	7	'	or crystal oscillator between XIN and XOUT. To apply external clock, apply
Main Clock	Xout	0	it to XIN and leave XOUT open. If XIN is not used (for external oscillator or
Output	7,001	0	external clock) connect XIN pin to VCC and leave XOUT open.
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator
Sub Clock Output	Хсоит	0	between XCIN and XCOUT.
INT Interrupt	INTO to INT5	I	Input pins for the INT interrupt. INT2 can be used for Timer A Z-phase
Input			function.
NMI Interrupt	NMI	I	Input pin for the NMI interrupt. NMI cannot be used as I/O port while the three-
Input			phase motor control is enabled. Apply a stable "H" to NMI after setting it's
			direction register to "0" when the three-phase motor control is enabled.
Key Input Interrupt	Klo to Kl3	I	Input pins for the key input interrupt
Timer A	TA0out to	I/O	I/O pins for the timer A0 to A4
	TA4out		
	TA0IN to	I	Input pins for the timer A0 to A4
	TA4IN		
	ZP	I	Input pin for Z-phase
Timer B	TB0IN to	I	Input pins for the timer B0 to B2
	TB2IN		
Three-phase	$U, \overline{U}, V, \overline{V},$	0	Output pins for the three-phase motor control timer
Motor Control	W, W		
Timer Output	IDU, IDW,	I/O	Input and output pins for the three-phase motor control timer
	IDV, SD		
Serial I/O	CTS0 to CTS2	I	Input pins for data transmission control
	RTS0 to RTS2	0	Output pins for data reception control
	CLK0 to CLK3	I/O	Inputs and outputs the transfer clock
	RxD0 to RxD2	I	Inputs serial data
	TxD0 to TxD2	0	Outputs serial data
.20	CLKS1	0	Output pin for transfer clock
I <sup>2</sup> C bus Mode	SDA2	I/O	Inputs and outputs serial data
NA alai aa	SCL2	1/6	Inputs and outputs the transfer clock
Multi-master	SDAMM	I/O	Inputs and outputs serial data
I <sup>2</sup> C bus Reference	SCLMM		Inputs and outputs the transfer clock
	VREF	I	Applies reference voltage to the A/D converter
Voltage Input	AN <sub>0</sub> to AN <sub>7</sub>		Angled input pine for the A/D converter
A/D Converter		I	Analog input pins for the A/D converter
	AN00 to AN03 AN24		
	ADTRG		Input pin for an external A/D trigger
	ADIKG		Input pin for an external A/D trigger

I : Input O : Output I/O : Input and output



Table 1.11 Pin Description (64-pin, 80-pin and 85-pin packages) (Continued)

Classification	Symbol	I/O Type	Function
Timer S	INPC10 to INPC17	I	Input pins for the time measurement function
	OUTC10 to OUTC17	0	Output pins for the waveform generating function
I/O Ports	P00 to P03	I/O	CMOS I/O ports which have a direction register determines an individual
	P15 to P17		pin is used as an input port or an output port. A pull-up resistor is select-
	P20 to P27		able for every 4 input ports.
	P30 to P33		
	P60 to P67		
	P70 to P77		
	P80 to P87		
	P90 to P93		
	P100 to P107		

I : Input O : Output I/O : Input and output

Table 1.11 Pin Description (80-pin and 85-pin packages only) (Continued)

Classification	Symbol	I/O Type	Function
Serial I/O	CLK4	I/O	Inputs and outputs the transfer clock
	SIN4	I	Inputs serial data
	SOUT4	0	Outputs serial data
A/D Converter	AN04 to AN07	I	Analog input pins for the A/D converter
	AN20 to AN23		
	AN25 to AN27		
I/O Ports	P04 to P07	I/O	CMOS I/O ports which have a direction register determines an individual
	P10 to P14		pin is used as an input port or an output port. A pull-up resistor is select-
	P34 to P37		able for every 4 input ports.
	P95 to P97		

I : Input O : Output I/O : Input and output

# 2. Central Processing Unit (CPU)

**Figure 2.1** shows the CPU registers. The register bank is comprised of 7 registers (R0, R1, R2, R3, A0, A1 and FB) out of 13 CPU registers. Two sets of register banks are provided.




Figure 2.1 Central Processing Unit Register

## 2.1 Data Registers (R0, R1, R2 and R3)

The R0, R1, R2 and R3 registers are 16 bit registers for transfer and arithmetic/logic operations.

The R0 and R1 registers can be split into high-order bits(R0H, R1H) and low-order bits (R0L, R1L) to be used seperately as 8-bit data registers. Conversely, R2 and R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R2.

## 2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



## 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

## 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

## 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

## 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

## 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

## 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

## 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

## 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

## 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

### 2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is undefined.



# 3. Memory

**Figure 3.1** is a memory map of the M16C/28 Group. M16C/28 Group provides 1-Mbyte address space from addresses 0000016 to FFFF16. The internal ROM is allocated lower addresses beginning with address FFFF16. For example, 64 Kbytes internal ROM is allocated addresses F000016 to FFFF16.

Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vector tables are allocated addresses FFFDC16 to FFFFF16. It stores the starting address of each interrupt routine. See the section on interrupts for details.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, 4-Kbytes internal RAM is allocated addresses 0040016 to 013FF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers is allocated addresses 0000016 to 003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vector table is allocated to the addresses FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the *M16C/60 and M16C/20 Series Software Manual*.




Figure 3.1 Memory Map

# 4. Special Function Register (SFR)

SFR (Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.7 list the SFR information.

Table 4.1 SFR Information(1)<sup>(1)</sup>

Address	Register	Symbol	After Reset
000016		,	
000116			
000216			
000316			
000416	Processor mode register 0	PM0	0016
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0	CM0	010010002
000716	System clock control register 1	CM1	001000002
000816			
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX0000002
000B16			
000C16	Oscillation stop detection register (2)	CM2	0X0000102
000D16			
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	00XXXXXX2
001016	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			X016
001316			
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
001916	Voltage detection register 1 (3)	VCR1	000010002
001A16	Voltage detection register 2 (3)	VCR2	0016
001B <sub>16</sub>			
001C <sub>16</sub>	PLL control register 0	PLC0	0001X0102
001D <sub>16</sub>			100/00000
001E <sub>16</sub>	Processor mode register 2	PM2	XXX000002
001F <sub>16</sub> 0020 <sub>16</sub>	Low voltage detection interrupt register	D4INT	0016
002016	DMA0 source pointer	SAR0	XX16
002116			XX16
002216			XX16
002316	DMAO destination nainter	DARO	XX16
002516	DMA0 destination pointer	DAR0	XX16 XX16
002616			XX16 XX16
002716			AA16
002816	DMA0 transfer counter	TCR0	XX16
002916	DIVIAO ITATISTET COUTTET	TORO	XX16 XX16
002A16			XXII
002B16			
002C16	DMA0 control register	DM0CON	00000X002
002D16	Emilio control register	DIVIOCOIV	000007002
002E16			
002F16			
003016	DMA1 source pointer	SAR1	XX16
003116	300.00 pointo.	0,	XX16
003216			XX16
003316			
003416	DMA1 destination pointer	DAR1	XX16
003516	•		XX16
003616			XX16
003716			
003816	DMA1 transfer counter	TCR1	XX16
003916			XX16
003A16			
003B <sub>16</sub>			
003C16	DMA1 control register	DM1CON	00000X002
0000			
003D16			
003D16 003E16 003F16			

### NOTES:

- The blank spaces are reserved. No access is allowed.
   The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
- 3. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.



Table 4.2 SFR Information(2)<sup>(1)</sup>

INT3 interrupt control register IC/OC 0 interrupt control register IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	INT3IC ICOCOIC ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC S2TIC	XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC 0 interrupt control register IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	ICOCOIC ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DMOIC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC 0 interrupt control register IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	ICOCOIC ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DMOIC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC 0 interrupt control register IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	ICOCOIC ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DMOIC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC 0 interrupt control register IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	ICOCOIC ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DMOIC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register  DMA1 interrupt control register  Key input interrupt control register  A/D conversion interrupt control register  UART2 transmit interrupt control register  UART2 receive interrupt control register  UART0 transmit interrupt control register	ICOC1IC, IICIC BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
IC/OC base timer interrupt control register, SCLSDA interrupt control register SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	BTIC, SCLDAIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC	XXXXX0002 XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
SI/O4 interrupt control register, INT5 interrupt control register SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC	XX00X0002 XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
SI/O3 interrupt control register, INT4 interrupt control register UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC	XX00X0002 XXXXX0002 XXXXX0002 XXXXX0002
UART2 Bus collision detection interrupt control register DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	BCNIC DM0IC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002 XXXXX0002
DMA0 interrupt control register DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	DM0IC DM1IC KUPIC ADIC	XXXXX0002 XXXXX0002
DMA1 interrupt control register Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	DM1IC KUPIC ADIC	XXXXX0002
Key input interrupt control register A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	KUPIC ADIC	
A/D conversion interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register	ADIC	
UART2 transmit interrupt control register UART2 receive interrupt control register UART0 transmit interrupt control register		XXXXX0002
UART2 receive interrupt control register UART0 transmit interrupt control register	COTIC	XXXXX0002
UART0 transmit interrupt control register		XXXXX0002
, ,	S2RIC	XXXXX0002
	S0TIC	XXXXX0002
UART0 receive interrupt control register	S0RIC	XXXXX0002
UART1 transmit interrupt control register	S1TIC	XXXXX0002
UART1 receive interrupt control register	S1RIC	XXXXX0002
Timer A0 interrupt control register	TA0IC	XXXXX0002
Timer A1 interrupt control register	TA1IC	XXXXX0002
Timer A2 interrupt control register	TA2IC	XXXXX0002
Timer A3 interrupt control register	TA3IC	XXXXX0002
Timer A4 interrupt control register	TA4IC	XXXXX0002
Timer B0 interrupt control register	TB0IC	XXXXX0002
Timer B1 interrupt control register	TB1IC	XXXXX0002
Timer B2 interrupt control register	TB2IC	XXXXX0002
INT0 interrupt control register	INTOIC	XX00X0002
INT1 interrupt control register	INT1IC	XX00X0002
INT2 interrupt control register	INT2IC	XX00X0002
·		
	Timer A2 interrupt control register Timer A3 interrupt control register Timer A4 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTO interrupt control register	Timer A2 interrupt control register TA2IC Timer A3 interrupt control register TA3IC Timer A4 interrupt control register TA4IC Timer B0 interrupt control register TB0IC Timer B1 interrupt control register TB1IC Timer B2 interrupt control register TB2IC INT0 interrupt control register INT0IC INT1 interrupt control register INT1IC

Note 1: The blank spaces are reserved. No access is allowed.

Table 4.3 SFR Information(3)<sup>(1)</sup>

ddress	Register	Symbol	After Rese
01B016			
01B1 <sub>16</sub>			
01B216		5110.4	04000000
01B316	Flash memory control register 4 (2)	FMR4	010000002
01B416		51151	000000000
01B516	Flash memory control register 1 (2)	FMR1	000XXX0X2
01B616			
01B716	Flash memory control register 0 (2)	FMR0	000000012
01B816			
01B9 <sub>16</sub>			
;			
0040		1,5000	V0000004-
021016	Low-power Consumption Control 0	LPCC0	X00000012
021116			
021216			
021316			
021416			
021516			
021616			
021716			
021916			
JZ 1310			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A <sub>16</sub>			
025B <sub>16</sub>			
025C16	On-chip oscillator control register	ROCR	X00001012
025D16	Pin assignment control register	PACR	0016
025E <sub>16</sub>	Peripheral clock select register	PCLKR	000000112
025F16	Low-power Consumption Control 1	LPCC1	0016
		2. 00.	55.5
:			
02E016	I <sup>2</sup> C0 data shift register	S00	XX16
02E116			
02E216	I <sup>2</sup> C0 address register	S0D0	0016
02E316	I <sup>2</sup> C0 control register 0	S1D0	0016
02E416	I <sup>2</sup> C0 clock control register	\$20	0016
02E516	I <sup>2</sup> C0 start/stop condition control register	S2D0	000110102
02E616	I <sup>2</sup> C0 control register 1	S3D0	001100002
02E716	I <sup>2</sup> C0 control register 2	S4D0	0016
02E816	I <sup>2</sup> C0 status register	S10	0001000X2
02E916	. 55 Statue regioner		0001000/12
02EA <sub>16</sub>			
02FE <sub>16</sub>			

Note 1:The blank spaces are reserved. No access is allowed. Note 2:This register is included in the flash memory version.

Table 4.4 SFR Information(4)<sup>(1)</sup>

Address	Register	Symbol	After Reset
030016	TM, WG register 0	G1TM0, G1PO0	XX16
030116	, ,	·	XX16
030216	TM, WG register 1	G1TM1, G1PO1	XX16
030316	· •		XX16
030416	TM, WG register 2	G1TM2, G1PO2	XX16
030516	<b>_</b>		XX16
030616	TM, WG register 3	G1TM3, G1PO3	XX16
030716			XX16
030816	TM, WG register 4	G1TM4, G1PO4	XX16
030916			XX16
030A16	TM, WG register 5	G1TM5, G1PO5	XX16
030B16	•		XX16
030C16	TM, WG register 6	G1TM6, G1PO6	XX16
030D16			XX16
030E16	TM, WG register 7	G1TM7, G1PO7	XX16
030F16			XX16
031016	WG control register 0	G1POCR0	0X00XX002
031116	WG control register 1	G1POCR1	0X00XX002
031216	WG control register 2	G1POCR2	0X00XX002
031316	WG control register 3	G1POCR3	0X00XX002
031416	WG control register 4	G1POCR4	0X00XX002
031516	WG control register 5	G1POCR5	0X00XX002
031616	WG control register 6	G1POCR6	0X00XX002
031716	WG control register 7	G1POCR7	0X00XX002
031816	TM control register 0	G1TMCR0	0016
031916	TM control register 1	G1TMCR1	0016
031A16	TM control register 2	G1TMCR2	0016
031B <sub>16</sub>	TM control register 3	G1TMCR3	0016
031C <sub>16</sub>	TM control register 4	G1TMCR4	0016
031D16	TM control register 5	G1TMCR5	0016
031E16	TM control register 6	G1TMCR6	0016
031F16	TM control register 7	G1TMCR7	0016
032016	Base timer register	G1BT	XX16
032116			XX16
032216	Base timer control register 0	G1BCR0	0016
032316	Base timer control register 1	G1BCR1	0016
032416	TM prescale register 6	G1TPR6	0016
032516	TM prescale register 7	G1TPR7	0016
032616	Function enable register	G1FE	0016
032716	Function select register	G1FS	0016
032816	Base timer reset register	G1BTRR	XX16
032916			XX16
032A16	Divider register	G1DV	0016
032B <sub>16</sub>			
032C16			
032D16			
032E16			
032F16			
033016	Interrupt request register	G1IR	XX16
033116	Interrupt enable register 0	G1IE0	0016
033216	Interrupt enable register 1	G1IE1	0016
033316			
033416			
033516			
033616			
033716			
0000			
033816			
033816			
033916			
033916 033A16			
033916 033A16 033B16 033C16 033D16			
033916 033A16 033B16 033C16	NMI digital debounce register P17 digital debounce register	NDDR P17DDR	FF16 FF16

Note 1:The blank spaces are reserved. No access is allowed.

Table 4.5 SFR Information(5)<sup>(1)</sup>

	. ,		
Address	Register	Symbol	After Reset
034016			
034116			
034216	Timer A1-1 register	TA11	XX16
034316	Time At Tregister		XX16 XX16
034416	Timer A2-1 register	TA21	XX16
034516	Time A2-1 register	17721	XX16 XX16
034616	Timer A4-1 register	TA41	XX16
034716	Timer A4-1 register	1741	XX16
034816	Three phase DWM control register 0	INVC0	0016
034916	Three-phase PWM control register 0	INVC0	
034A16	Three-phase PWM control register 1 Three-phase output buffer register 0	IDB0	0016 001111112
034B <sub>16</sub>			
034C16	Three-phase output buffer register 1  Dead time timer	IDB1 DTT	001111112 XX16
034C16 034D16	Timer B2 interrupt occurrence frequency set counter		XX16 XX16
034E16		ICTB2	- i
034F16	Position-data-retain function control register	PDRF	XXXX00002
035016			
035116			
035216			
035316			
035416			
035516			
035616			
035716			
035816			
035916			
035A16			
035B <sub>16</sub>			
035C16			
035D16			
035E16	Interrupt request cause select register 2	IFSR2A	00XXXXX02(2)
035F16	Interrupt request cause select register	IFSR	0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116	<u> </u>		
036216	SI/O3 control register	S3C	010000002
036316	SI/O3 bit rate generator	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516	<b>V</b>		
036616	SI/O4 control register	S4C	010000002
036716	SI/O4 bit rate generator	S4BRG	XX16
036816			
036916			
036A16			
036B16			
036C16			
036D16			
036E16			
036F16			
037016			1
037016			
037116			
037216			
	LIART2 anguid mode register 4	LIOCAID 4	0016
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X00000002
	LIADTO an add to a decident of the second of	U2SMR	X00000002
037716	UART2 special mode register		00
037816	UART2 transmit/receive mode register	U2MR	0016
037816 037916	UART2 transmit/receive mode register UART2 bit rate generator	U2MR U2BRG	XX16
037816 037916 037A16	UART2 transmit/receive mode register	U2MR	XX16 XX16
037816 037916 037A16 037B16	UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register	U2MR U2BRG U2TB	XX16 XX16 XX16
037816 037916 037A16	UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register  UART2 transmit/receive control register 0	U2MR U2BRG	XX16 XX16
037816 037916 037A16 037B16	UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register	U2MR U2BRG U2TB	XX16 XX16 XX16
037816 037916 037A16 037B16 037C16	UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register  UART2 transmit/receive control register 0	U2MR U2BRG U2TB	XX16 XX16 XX16 000010002

Note 1: The blank spaces are reserved. No access is allowed. Note 2: Write "1" to bit 0 after reset.



Table 4.6 SFR Information(6)<sup>(1)</sup>

Address	Register	Symbol	After Reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516		-	
038616	Timer A0 register	TA0	XX16
038716	7o. 7.to 1.0g.o.to.		XX16
038816	Timer A1 register	TA1	XX16
038916	Timor / Crogiotor	17	XX16
038A16	Timer A2 register	TA2	XX16
038B <sub>16</sub>	7o. 7.2 rog.o.c.		XX16
038C16	Timer A3 register	TA3	XX16
038D16	Timos 7 to Togisto.		XX16
038E16	Timer A4 register	TA4	XX16
038F16	Timor 74 register	17.4	XX16
039016	Timer B0 register	TB0	XX16
039016	Timer be register	100	XX16 XX16
	Timer B1 register	TB1	XX16
039216	Timor Di Tegistei	'0'	XX16
039316	Timer B2 register	TB2	XX16 XX16
039416	Timer bz register	I DZ	XX16 XX16
039516	Timor A0 mode register	TAOMR	0016
039616	Timer A0 mode register		
039716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039A <sub>16</sub>	Timer A4 mode register	TA4MR	0016
039B <sub>16</sub>	Timer B0 mode register	TB0MR	00XX00002
039C16	Timer B1 mode register	TB1MR	00XX00002
039D16	Timer B2 mode register	TB2MR	00XX00002
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	X00000002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
03A116	UART0 bit rate generator	U0BRG	XX16
03A216	UART0 transmit buffer register	U0TB	XX16
03A316			XX16
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UART0 receive buffer register	U0RB	XX16
03A716			XX16
03A816	UART1 transmit/receive mode register	U1MR	0016
03A916	UART1 bit rate generator	U1BRG	XX16
03AA16	UART1 transmit buffer register	U1TB	XX16
03AB16	<u>-</u>		XX16
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	000000102
03AE16	UART1 receive buffer register	U1RB	XX16
03AF16	<del>-</del>		XX16
03B016	UART transmit/receive control register 2	UCON	X00000002
03B116	V ***		
03B216			
03B316			
03B416			
03B516			
03B516 03B616			
03B716			
03B716 03B816	DMA0 request cause select register	DM0SL	0016
03B916	Divinio request eduse seiset register	DIVIOUL	0010
	DMA1 request cause select register	DM1SL	0016
03BA16	DIVIA I request cause select register	DIVITOL	0016
03BB16			
03BC16			
03BD16		1	ı
03BE16 03BF16			

Note 1:The blank spaces are reserved. No access is allowed.

Table 4.7 SFR Information(7)<sup>(1)</sup>

	· •		
Address	Register	Symbol	After Reset
03C016	A/D register 0	AD0	XX16
03C116	<del>y</del>		XX16
03C216	A/D register 1	AD1	XX16
03C316			XX16
03C416	A/D register 2	AD2	XX16
03C516	7 V D Toglotol E	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	XX16
03C616	A/D register 3	AD3	XX16
03C716	AVD Togistor 5	ADS	XX16
03C816	A/D register 4	AD4	XX16
03C916	AVD Togister 4	7,04	XX16
03CA16	A/D register 5	AD5	XX16
03CB <sub>16</sub>	A/D register 3	ADS	XX16
03CC16	A/D register 6	AD6	XX16
03CC16	A/D register 6	AD6	
	A/D vanistav 7	4 D 7	XX16
03CE16	A/D register 7	AD7	XX16
03CF16			XX16
03D016			
03D116			
03D216	A/D trigger control register	ADTRGCON	0016
	A/D convert status register 0	ADSTAT0	00000X002
	A/D control register 2	ADCON2	0016
03D516			
	A/D control register 0	ADCON0	00000XXX2
	A/D control register 1	ADCON1	0016
03D816			
03D916			
03DA <sub>16</sub>			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
	Port P0 register	P0	XX16
	Port P1 register	P1	XX16
	Port P0 direction register	PD0	0016
	Port P1 direction register	PD1	0016
	Port P2 register	P2	XX16
	Port P3 register	P3	XX16
	Port P2 direction register	PD2	0016
	Port P3 direction register	PD3	
03E716	Port P3 direction register	PD3	0016
03E916			
03EA <sub>16</sub>			
03EB16	D + D0 - 1 +		VV
U3EC16	Port P6 register	P6	XX16
	Port P7 register	P7	XX16
	Port P6 direction register	PD6	0016
	Port P7 direction register	PD7	0016
	Port P8 register	P8	XX16
	Port P9 register	P9	XX16
03F216	Port P8 direction register	PD8	0016
	Port P9 direction register	PD9	000X00002
	Port P10 register	P10	XX16
03F516			
03F616	Port P10 direction register	PD10	0016
03F7 <sub>16</sub>			
03F816			
03F916			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
	Pull-up control register 0	PUR0	0016
	Pull-up control register 1	PUR1	0016
	Pull-up control register 2	PUR2	0016
	Port control register	PCR	0016

Note 1:The blank spaces are reserved. No access is allowed.



## 5. Reset

Hardware reset, software reset, watchdog timer reset and oscillation stop detection reset are available to initialize the microcomputer.

### 5.1 Hardware Reset

There are two types of hardware resets: a hardware reset 1 and a hardware reset 2.

#### 5.1.1 Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the supply voltage is within the recommended operating condition, the pins are initialized (see **Table 5.1** Pin Status When RESET Pin Level is "L"). The internal on-chip oscillator is initialized and used as CPU clock.

When the input level at the  $\overline{RESET}$  pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the  $\overline{RESET}$  pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

**Figure 5.1** shows the example reset circuit. **Figure 5.2** shows the reset sequence. **Table 5.1** shows the status of the other pins while the RESET pin is held "L". **Figure 5.3** shows the CPU register status after reset. Refer to **4. Special Function Register (SFR)** for SFR status after reset.

- 1. Reset on a stable supply voltage
- (1) Apply an "L" signal to the  $\overline{\text{RESET}}$  pin.
- (2) Wait td(ROC) or more.
- (3) Apply an "H" signal to the RESET pin.
- 2. Power-on reset
- (1) Apply an "L" signal to the  $\overline{RESET}$  pin.
- (2) Raise the supply voltage to the recommended operating level.
- (3) Insert td(P-R) as wait time for the internal voltage is stabilized.
- (4) Wait td(ROC) or more.
- (5) Apply an "H" signal to the RESET pin.

#### 5.1.2 Hardware Reset 2

This reset is generated by the microcomputer's internal voltage detection circuit. The voltage detection circuit monitors the voltage applied to the Vcc pin.

If the VC26 bit in the VCR2 register is set to "1" (reset level detection circuit enabled), the microcomputer is reset when the voltage at the VCC input pin drops Vdet3 or below.

Conversely, when the input voltage at the Vcc pin rises to Vdet3 or more, the pins and the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. It takes about td(S-R) before the program starts running after Vdet3 is detected. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

The microcomputer cannot exit stop mode by brown-out detection reset (hardware reset 2).






Figure 5.1 Example Reset Circuit

### 5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. The device will reset using internal on-chip oscillator as the CPU clock.

At software reset, some SFR's are not initialized. Refer to 4. Special Function Register (SFR).

## 5.3 Watchdog Timer Reset

When the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. The device will reset using internal on-chip oscillator as the CPU clock. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to 4. Special Function Register (SFR).

## **5.4 Oscillation Stop Detection Reset**

When the CM20 bit in the CM2 register is set to "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit in the CM2 register is "0" (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section **7.8 oscillation stop, re-oscillation detection function**.

At oscillation stop detection reset, some SFR's are not initialized. Refer to the section **4. Special Function Register (SFR)**.






Figure 5.2 Reset Sequence

Table 5.1 Pin Status When RESET Pin Level is "L"

Pin name	Status	
P0 to P3, P6 to P10	Input port (high impedance)	




Figure 5.3 CPU Register Status After Reset

## 5.5 Voltage Detection Circuit

Note

VCC=5V is assumed in 5.5 Voltage Detection Circuit.

The voltage detection circuit has the reset level detection circuit and the low voltage detection circuit. The reset level detection circuit monitors the voltage applied to the Vcc pin. The microcomputer is reset if the reset level detection circuit detects Vcc is Vdet3 or below. Use bits VC27 and VC26 in the VCR2 register to determine whether the individual circuit is enabled.

Use the reset level detection circuit for brown-out reset.

The low voltage detection circuit also monitors the voltage applied to the Vcc pin. The low voltage detection circuit use the VC13 bit in the VCR1 register to detect Vcc is above or below Vdet4. The low voltage detection interrupt can be used in the voltage detection circuit.






Figure 5.4 Low Voltage Detection Circuit Block



#### NOTES:

- The VC13 bit is useful when the VC27 bit of VCR2 register is set to "1" (low voltage detection circuit enable).
   The VC13 bit is always "1" (Vcc≥ Vdet4) when the VC27 bit in the VCR2 register is set to "0" (low voltage detection circuit disable).
- 2. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

### Voltage Detection Register 2 (1)



- 1. Write to this register after setting the PRC3 bit in the PRCR register to "1" (write enable).
- 2. When not in stop mode, to use hardware reset 2, set the VC26 bit to "1" (reset level detection circuit enable).
- 3. VC26 bit is disabled in stop mode. (The microcomputer is not reset even if the voltage input to Vcc pin becomes lower than Vdet3.)
- 4. When the VC13 bit in the VCR1 register and D42 bit in the D4INT register are used or the D40 bit is set to "1" (low voltage detection interrupt enable), set the VC27 bit to "1" (low voltage detection circuit enable).
- 5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
- 6. The detection circuit does not start operation until td(E-A) elapses after the VC26 bit or VC27 bit are set to "1".

Figure 5.5 VCR1 Register and VCR2 Register




Figure 5.6 D4INT Register




Figure 5.7 Typical Operation of Brown-out Detection Reset (Hardware Reset 2)

### 5.5.1 Low Voltage Detection Interrupt

If the D40 bit in the D4INT register is set to "1" (low voltge detection interrupt enabled), a low voltage detection interrupt request is generated when voltage applied to the VCC pin is above or below Vdet4. The low voltage detection interrupt shares the same interrupt vector with watchdog timer interrupt and oscillation stop, re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to "1" (enabled) to use the low voltage detection interrupt to exit stop mode, set the D41 bit in the D4INT register to 1 (enable).

The D42 bit in the D4INT register is set to "1" (above or below Vdet4 detected) as soon as voltage applied to the Vcc pin goes above or below Vdet4 due to the voltage change. When the D42 bit setting changes "0" to "1", a low voltage detection interrupt is generated. Set the D42 bit to 0 (not detected) by program. However, when the D41 bit is set to 1 and the microcomputer is in stop mode, a low voltage detection interrupt request is generated, regardless of the D42 bit setting, if voltage applies to the Vcc pin is detected to rise above or drop below Vdet4. The microcomputer then exits stop mode.

**Table 5.2** shows how a low voltage detection interrupt request is generated.

Bits DF1 and DF0 in the D4INT register determine sampling period that detects voltage applied to the Vcc pin rises above or drops below Vdet4. **Table 5.3** shows sampling periods.

Table 5.2 Low Voltage Detection Interrupt Request Generation Conditions

Operation Mode	VC27 bit	D40 bit	D41 bit	D42 bit	CM02 bit	VC13 bit
Normal operation mode(1)			_	0 to 1	_	0 to 1 (3) 1 to 0 (3)
Wait mode (2)	1	1	_	0 to 1	0	0 to 1 (3) 1 to 0 (3)
, ,					1	0 to 1
Stop mode (2)			1	_	0	0 to 1

-: "0"or "1"

- 1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to 7. Clock generating circuit)
- 2. Refer to 5.5.2 Limitations on stop mode and 5.5.3 Limitations on wait mode.
- An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed. Refer to the Figure 5.9 for details.

**Table 5.3 Sampling Clock Periods** 

CPU	Sampling clock (µs)			
clock (MHz)	DF1 to DF0=00 (CPU clock divided by 8)	DF1 to DF0=01 (CPU clock divided by 16)	DF1 to DF0=10 (CPU clock divided by 32)	DF1 to DF0=11 (CPU clock divided by 64)
16	3.0	6.0	12.0	24.0






Figure 5.8 Low Voltage Detection Interrupt Generation Block




Figure 5.9 Low voltage Detection Interrupt Generation Circuit Operation Example

### 5.5.2 Limitations on Stop Mode

The low voltage detection interrupt is immediately generated and the microcomputer exits stop mode if the CM10 bit in the CM1 register is set to "1" under the conditions below.

- the VC27 bit in the VCR2 register is set to "1" (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to "1" (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to "1" (low voltage detection interrupt is used to exit stop mode)
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1")

If the microcomputer is set to enter stop mode when the voltage applied to the VCC pin drops below Vdet4 and to exit stop mode when the voltage applied rises to Vdet4 or above, set the CM10 bit to "1" when VC13 bit is "0" (VCC < Vdet4).

### 5.5.3 Limitations on WAIT Instruction

The low voltage detection interrupt is immediately generated and the microcomputer exits wait mode If WAIT instruction is executed under the conditions below.


- the CM02 bit in the CM0 register is set to "1" (stop peripheral function clock)
- the VC27 bit in the VCR2 register is set to "1" (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to "1" (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to "1" (low voltage detection interrupt is used to exit wait mode)
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1")

If the microcomputer is set to enter wait mode when the voltage applied to the VCC pin drops below Vdet4 and to exit wait mode when the voltage applied rises to Vdet4 or above, perform WAIT instruction when VC13 bit is "0" (VCC < Vdet4).




## 6. Processor Mode

The microcomputer supports single-chip mode only. Figures 6.1 and 6.2 show the associated registers.



#### NOTES:

## Processor Mode Register 1 (1)




- 1. Rewrite the PM1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).
- 2. To access the two 2K-byte data spaces in data block A and data block B, set the PM10 bit to "1". The PM10 bit is not available in mask version.
- 3. When the FMR01 bit in the FMR0 register is set to "1" (enables CPU rewrite mode), the PM10 bit is automatically set to "1".
- 4. Set the PM12 bit to "1" by program. (Writing "0" by program has no effect)
- 5. When the PM17 bit is set to "1" (wait state), one wait is inserted when accessing the internal RAM or the internal ROM.

Figure 6.1 PM0 Register, PM1 Register



<sup>1.</sup> Rewrite the PM0 register after the PRC1 bit in the PRCR register is set to "1" (write enable).



#### NOTES

- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- 2. The PM20 bit become effective when PLC07 bit in the PLC0 register is set to "1" (PLL on). Change the PM20 bit when the PLC07 bit is set to "0" (PLL off). Set the PM20 bit to "0" (2 waits) when PLL clock > 16 MHz.
- 3. Once this bit is set to "1", it cannot be set to "0" by program.
- 4. Writing to the following bits has no effect when the PM21 bit is set to "1":

CM02 bit in the CM0 register

CM05 bit in the CM0 register (main clock is not halted)

CM07 bit in the CM0 register (CPU clock source does not change)

CM10 bit in the CM1 register (stop mode is not entered)

CM11 bit in the CM1 register (CPU clock source does not change)

CM20 bit in the CM2 register (oscillation stop, re-oscillation detection function settings do not change)

All bits in the PLC0 register (PLL frequency synthesizer setting do not change)

When the PM21 bit is set to "1", do not execute the WAIT instruction.

- 5. Setting the PM22 bit to "1" results in the following conditions:
  - The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
  - The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.
  - The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered)
  - The watchdog timer does not stop in wait mode.
- 6. For NMI function, the PM24 bit must be set to "1"(NMI function). Once this bit is set to "1", it cannot be cleared to "0" by program.
- 7. SD input is valid regardless of the PM24 setting.

Figure 6.2 PM2 Register

The internal bus consists of CPU bus, memory bus, and peripheral bus. Bus Interface Unit (BIU) is used to interfere with CPU, ROM/RAM, and peripheral functions by controling CPU bus, memory bus, and peripheral bus. **Figure 6.3** shows the block diagram of the internal bus.




Figure 6.3 Bus Block Diagram

The number of bus cycle varies by the internal bus. **Table 6.1** lists the accessible area and bus cycle.

Table 6.1 Accessible Area and Bus Cycle

	Accessible Area	Bus Cycle
SFR	PM20 bit = 0 (2 waits)	3 CPU clock cycles
	PM20 bit = 1 (1 wait)	2 CPU clock cycles
ROM/RAM	/RAM PM17 bit = 0 (no wait) 1 CPU clock cycle	
	PM17 bit = 1 (1 wait)	2 CPU clock cycles

## 7. Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Variable on-chip oscillators
- (4) PLL frequency synthesizer

**Table 7.1** lists the clock generation circuit specifications. **Figure 7.1** shows the clock generation circuit. **Figures 7.2 to 7.7** show the clock- associated registers.

**Table 7.1 Clock Generation Circuit Specifications** 

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	Variable On-chip Oscillator	PLL Frequency Synthesizer
Use of clock	- CPU clock source - Peripheral function clock source	- CPU clock source - Timer A, B's clock source	- CPU clock source     - Peripheral function clock source     - CPU and peripheral function clock sources when the main clock stops oscillating	- CPU clock source - Peripheral function clock source
Clock frequency	0 to 20 MHz	32.768 kHz	Selectable source frequency: f1(ROC), f2(ROC), f3(ROC) Selectable divider: by 2, by 4, by 8	10 to 20 MHz
Usable oscillator	- Ceramic oscillator - Crystal oscillator	- Crystal oscillator	<u></u>	<del></del>
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	<del></del>	<u> </u>
Oscillation stop, restart function	Available	Available	Available	Available
Oscillator status after reset	Oscillating	Stopped	Oscillating (CPU clock source)	Stopped
Other	Externally derived clock can be input		<u> </u>	




Figure 7.1 Clock Generation Circuit

#### System Clock Control Register 0 (1) Symbol Address After Reset 0 0 CM0 010010002 000616 RW Bit name Bit symbol Function RW Reserved bits Set to "0" (b1-b0) Wait Mode peripheral function clock stop bit (10) 0 : Do not stop peripheral function clock in wait mode CM02 RW 1 : Stop peripheral function clock in wait mode (8) 0 : LOW XCIN-XCOUT drive capacity RW CM03 select bit(2) 1 : HIGH Port Xc select bit(2) 0: I/O port P86, P87 RW CM04 1 : XCIN-XCOUT generation function<sup>(9)</sup> 0 · On (4 Main clock stop bit (3, 10, 12, 13) CM05 RW 1: Off (5) Main clock division select bit 0 (7, 13, 14) 0 : CM16 and CM17 valid CM06 RW 1: Division by 8 mode System clock select bit (6, 10, 11, 12) 0: Main clock, PLL clock, or on-chip oscillator clock CM07 RW

- 1. Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- 2. The CM03 bit is set to "1" (high) when the CM04 bit is set to "0" (I/O port) or the microcomputer goes to a stop mode.
- 3. This bit is provided to stop the main clock when the low power dissipation mode or on-chip oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
  - (1) Set the CM07 bit to "1" (Sub-clock select) or the CM21 bit in the CM2 register to "1" (on-chip oscillator select) with the subclock stably oscillating.
  - (2) Set the CM20 bit in the CM2 register to "0" (Oscillation stop, re-oscillation detection function disabled).
  - (3) Set the CM05 bit to "1" (Stop).
- 4. During external clock input, set the CM05 bit to "0"(On).
- 5. When CM05 bit is set to "1", the Xout pin goes "H". Futhermore, because the internal feedback resistor remains connectes,
- the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.

  6. After setting the CM04 bit to "1" (XCIN-XCOUT oscillator function), wait until the sub-clock oscillates stably before switching the CM07 bit from "0" to "1" (sub-clock).
- 7. When entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power mode, the CM06 bit is set to "1" (divided-by-8 mode).
- 8. The fc32 clock does not stop. During low speed or low power dissipation mode, do not set this bit to "1"(peripheral clock turned off in wait mode).
- 9. To use a sub-clock, set this bit to "1". Also, make sure ports P86 and P87 are directed for input, with no pull-ups.
- 10. When the PM21 bit in the PM2 register is set to "1" (clock modification disable), writing to the CM02, CM05 and CM07 bits has
- 11. If the PM21 bit needs to be set to "1", set the CM07 bit to "0" (main clock) before setting it.
- 12. To use the main clock a the clock source for the CPU clock, follow the procedure below.
  - (1) Set the CM05 bit to "0" (oscillate).
  - (2) Wait the main clock oscillation stabilized.
  - (3) Set the CM11, CM21 and CM07 bits all to "0".
- 13. When the CM21 bit is set to "0" (on-chip oscillaor turned off) and the CM05 bit is set to "1" (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High)
- 14. To return from on-chip oscillator mode to high-speed or middle-speed mode set the CM06 and CM15 bits both to "1".

Figure 7.2 CM0 Register




Figure 7.3 CM1 Register





Figure 7.4 ROCR Register

Oscillation Stop Detection Register (1)



- 1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).
- 2. When the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set to "1" (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is automatically set to "1" (on-chip oscillator clock) if the main clock stop is detected.

  3. If the CM20 bit is set to "1" and the CM23 bit is set to "1" (main clock not oscillating), do not set the CM21
- bit to "0".
- 4. This flag is set to "1" when the main clock is detected to have stopped or when the main clock is detected to have restarted oscillating. When this flag changes state from "0" to "1", an oscillation stop, reoscillation restart detection interrupt is generated. Use this flag in an interrupt routine to discriminate the causes of interrupts between the oscillation stop, reoscillation detection interrupts and the watchdog timer interrupt. The flag is cleared to "0" by writing a "0" by program. (Writing a "1" has no effect. Nor is it cleared to "0" by an oscillation stop or an oscillation restart detection interrupt request acknowledged.) If when the CM22 bit is set to "1" an oscillation stoppage or an oscillation restart is detected, no oscillation stop, reoscillation restart detection interrupts are generated.
- 5. Read the CM23 bit in an oscillation stop, re-oscillation detection interrupt handling routine to determine the main clock status.
- 6. Effective when the CM07 bit in the CM0 register is set to "0".
- 7. When the PM21 bit in the PM2 register is "1" (clock modification disabled), writing to the CM20 bit has no
- 8. When the CM20 bit is set to "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set "1" (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is "1" (the CPU clock source is PLL clock), the CM21 bit remains unchanged even when main clock stop is detected. If the CM22 bit is set to "0" under these conditions, oscillation stop, re-oscillation detection interrupt occur at main clock stop detection; it is, therefore, necessary to set the CM21 bit to "1" (on-chip oscillator clock) inside the interrupt routine
- 9. Set the CM20 bit to "0" (disable) before entering stop mode. After exiting stop mode, set the CM20 bit back to "1" (enable).
- 10. Set the CM20 bit to "0" (disable) before setting the CM05 bit in the CM0 register.
- 11. The CM20, CM21 and CM27 bits do not change at oscillation stop detection reset.
- 12. When the CM21 bit is set to "0" (on-chip oscillator turned off) and the CM05 bit is set to "1" (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High).


Figure 7.5 CM2 Register

#### Peripheral Clock Select Register (1) b3 b2 Symbol Address After Reset 0 0 0 0 0 0 **PCLKR** 025E<sub>16</sub> 000000112 Bit Symbol Bit Name **Function** RW Timers A, B clock select bit 0. to (Clock source for Timers A, 1: f1 PCLK0 B, Timer S, the dead time RW timer, SI/O3, SI/O4, multimaster I<sup>2</sup>C bus) SI/O clock select bit (Clock 0: f2SIO PCI K1 source for UART0 to RW 1: f1SIO UART2) Reserved bit Set to "0" RW (b7-b2)

#### NOTE:

1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).

### Processeor Mode Register 2 (1)



#### NOTES:

- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- 2. The PM20 bit become effective when PLC07 bit in the PLC0 register is set to "1" (PLL on). Change the PM20 bit when the PLC07 bit is set to "0" (PLL off). Set the PM20 bit to "0" (2 waits) when PLL clock > 16 MHz.
- 3. Once this bit is set to "1", it cannot be set to "0" by program.
- 4. Writing to the following bits has no effect when the PM21 bit is set to "1":

CM02 bit in the CM0 register

CM05 bit in the CM0 register (main clock is not halted)

CM07 bit in the CM0 register (CPU clock source does not change)

CM10 bit in the CM1 register (stop mode is not entered)

CM11 bit in the CM1 register (CPU clock source does not change)

CM20 bit in the CM2 register (oscillation stop, re-oscillation detection function settings do not change)


All bits in the PLC0 register (PLL frequency synthesizer setting do not change)

When the PM21 bit is set to "1", do not execute the WAIT instruction.

- 5. Setting the PM22 bit to "1" results in the following conditions:
  - The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
  - The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.
  - The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered)
  - The watchdog timer does not stop in wait mode
- 6. For NMI function, the PM24 bit must be set to "1"(NMI function). Once this bit is set to "1", it cannot be cleared to "0" by program.
- 7. SD input is valid regardless of the PM24 setting.

Figure 7.6 PCLKR Register and PM2 Register





- 1. Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- 2. When the PM21 bit in the PM2 register is "1" (clock modification disable), writing to this register has no effect.
- 3. These three bits can only be modified when the PLC07 bit is set to "0" (PLL turned off). The value once written to this bit cannot be modified.
- 4. Before setting this bit to "1", set the CM07 bit to "0" (main clock), set the CM17 to CM16 bits to "002" (main clock undivided mode), and set the CM06 bit to "0" (CM16 and CM17 bits enable).

Figure 7.7 PLC0 Register

The following describes the clocks generated by the clock generation circuit.

### 7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. **Figure 7.8** shows the examples of main clock connection circuit.

The main clock oscillates after reset. The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to **7.6 power control**.

If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.




Figure 7.8 Examples of Main Clock Connection Circuit

### 7.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. **Figure 7.9** shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 7.9 Examples of Sub Clock Connection Circuit

### 7.3 On-chip Oscillator Clock

This clock is supplied by a variable on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to **10.3 Count source protective mode, Watchdog Timer**).

The on-chip oscillator after reset oscillates. The on-chip oscillator clock f2(ROC) divided by 16 is used for the CPU clock. It can also be turned off by setting the CM21 bit in the CM2 register to "0" (main clock or PLL clock). If the main clock stops oscillating when the CM20 bit in the CM2 register is "1" (oscillation stop, reoscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

### 7.4 PLL Clock

The PLL clock is generated from the main clock by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). **Figure 7.10** shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

PLL clock frequency=f(XIN) X (multiplying factor set by the PLC02 to PLC00 bits PLC0 register (However, 10 MHz  $\leq$  PLL clock frequency  $\leq$  24 MHz in M16C/28B, 10 MHz  $\leq$  PLL clock frequency  $\leq$  20 MHz in M16C/28)

The PLC02 to PLC00 bits can be set only once after reset. **Table 7.2** shows the example for setting PLL clock frequencies.

**Table 7.2 Example for Setting PLL Clock Frequencies** 

	XIN (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz) <sup>(1)</sup>
Γ	10	0	0	1	2	00
Γ	5	0	1	0	4	20

#### NOTE:

1. 10 MHz ≤ PLL clock frequency ≤ 24 MHz in M16C/28B, 10 MHz ≤ PLL clock frequency ≤ 20 MHz in M16C/28.






Figure 7.10 Procedure to Use PLL Clock as CPU Clock Source

### 7.5 CPU Clock and Peripheral Function Clock

The CPU clock is used to operate the CPU and peripheral function clocks are used to operate the peripheral functions.

#### 7.5.1 CPU Clock

This is the operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "002" (undivided).

After reset, the on-chip oscillator clock divided by 16 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode).

### 7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by i. The clock fi is used for Timer A, Timer B, SI/O3 and SI/O4 while fiSIO is used for UART0 to UART2. Additionally, the f1 and f2 clocks are also used for dead time timer, Timer S, multimaster  $I^2C$  bus.

The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi. fisio and fAD clocks are turned off.

The fc32 clock is produced from the sub clock, and is used for timers A and B. This clock can only be used when the sub clock is on.



#### 7.6 Power Control

There are three power control modes. In this Chapter, all modes other than wait and stop modes are referred to as normal operation mode here.

#### 7.6.1 Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low power dissipation mode to on-chip oscillator mode or on-chip oscillator dissipation mode. Nor can operation modes be changed directly from on-chip oscillator mode or on-chip oscillator dissipation mode to low power dissipation mode.

When the CPU clock source is changed from the on-chip oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to "1") in the on-chip oscillator mode.

#### 7.6.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B.

#### 7.6.1.2 PLL Operation Mode

The main clock multiplied by 2 or 4 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

#### 7.6.1.3 Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

#### 7.6.1.4 Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to "1" (on-chip oscillator oscillating).

The fc32 clock can be used as the count source for timers A and B.

#### 7.6.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B. Peripheral function clock can use only fc32.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.



#### 7.6.1.6 On-chip Oscillator Mode

The selected on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fc32 can be used as the count source for timers A and B. The on-chip oscillator frequency can be selected by the ROCR3 to ROCR0 bits in the ROCR registers. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to "1" (divided by 8 mode).

#### 7.6.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fc32 can be used as the count source for Timers A and B.

**Table 7.3 Setting Clock Related Bit and Modes** 

Madaa	Modes		CN	И1 register		CM0 re	gister	
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL operati	on mode	0	1	002	0	0	0	
High-speed	mode	0	0	002	0	0	0	
Medium-	divided by 2	0	0	012	0	0	0	
speed	divided by 4	0	0	102	0	0	0	
mode	divided by 8	0	0	_	0	1	0	
	divided by 16	0	0	112	0	0	0	
Low-speed mode					1		0	1
Low power of	dissipation mode				1	1 <sup>(1)</sup>	1 <sup>(1)</sup>	1
	divided by 1	1		002	0	0	0	
On-chip	divided by 2	1		012	0	0	0	
oscillator mode	divided by 4	1		102	0	0	0	
(3)	divided by 8	1			0	1	0	
(5)	divided by 16	1		112	0	0	0	
	On-chip oscillator low power dissipation mode			(2)	0	(2)	1	

#### NOTES:

- 1. When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously
- 2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.
- 3. On-chip oscillator frequency can be any of those described in the section 7.6.1.6 On-chip Oscillator Mode.

#### 7.6.2 Wait Mode

In wait mode, the CPU clock stops running. The CPU and the watchdog timer, operated by the CPU clock, also stop. However, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock and on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

#### 7.6.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO and fAD clocks stop running in wait mode, with the power consumption reduced that much. However, fC32 remains on.

#### 7.6.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit is set to "1" (CPU clock source is the PLL clock), be sure to clear the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit to "0" (PLL stops).



#### 7.6.2.3 Pin Status During Wait Mode

The I/O port pins retain their status held just prior to wait mode.

#### 7.6.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset,  $\overline{\text{NMI}}$  interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or  $\overline{\text{NMI}}$  interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is set to "0" (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If CM02 bit is set to "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 7.4 lists the interrupts to exit wait mode.

Table 7.4 Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Multi-Master I <sup>2</sup> C interrupt	Can be used	— (Do not use)
key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
Timer S interrupt	Can be used in all modes	— (Do not use)
INT interrupt	Can be used	Can be used

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.
  - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit wait mode.
   In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.



#### 7.6.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc pin, make sure Vcc≥VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- Low voltage detection interrupt (refer to 5.5.1 Low voltage Detection Interrupt for an operating condition)

#### 7.6.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit in the CM1 register is set to "1" (main clock oscillator circuit drive capability high). Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

#### 7.6.3.2 Pin Status during Stop Mode

The I/O pins retain their status held just prior to entering stop mode.

#### 7.6.3.3 Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset,  $\overline{\text{NMI}}$  interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or  $\overline{\text{NMI}}$  interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
  - Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.
  In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an nterrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or  $\overline{\text{NMI}}$  interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8 If the CPU clock before entering stop mode was derived from the on-chip oscillator clock: on-chip oscillator clock divide-by-8



**Figure 7.11** shows the state transition from normal operation mode to stop mode and wait mode. **Figure 7.12** shows the state transition in normal operation mode.

**Table 7.5** shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.




Figure 7.11 State Transition to Stop Mode and Wait Mode




Figure 7.12 State Transition in Normal Mode

--: Cannot transit

**Table 7.5 Allowed Transition and Setting** 

					State afte	er transition			
		High-speed mode, middle-speed mode	Low-speed mode <sup>2</sup>	Low power dissipation mode	PLL operation mode <sup>2</sup>	On-chip oscillator mode	On-chip oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, middle-speed mode	8	(9) <sup>7</sup>		(13) <sup>3</sup>	(15)		(16) <sup>1</sup>	(17)
	Low-speed mode <sup>2</sup>	(8)		(11)1, 6		(8)		(16)1	(17)
ate	Low power dissipation mode		(10)					(16) <sup>1</sup>	(17)
Current state	PLL operation mode <sup>2</sup>	(12) <sup>3</sup>							
Curre	On-chip oscillator mode	(14) <sup>4</sup>	(9)7			8	(11) <sup>1</sup>	(16)1	(17)
	On-chip oscillator low power dissipation mode					(10)	8	(16) <sup>1</sup>	(17)
	Stop mode	(18) <sup>5</sup>	(18)	(18)		(18) <sup>5</sup>	(18) <sup>5</sup>		
	Wait mode	(18)	(18)	(18)		(18)	(18)		

OTES:

1. Avoid making a transition when the CM20 bit is set to "1" (oscillation stop, re-oscillation detection function enabled).

Set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting.

2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as a clock for the timers A and B.

3. PLL operation mode can only be entered from and changed to high-speed mode.

4. Set the CM06 bit to "1" (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.

5. When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).

6. If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).

7. A transition can be made only when sub clock is oscillating.

8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

	Sub clock oscillating						Sub clock turned off				
		No	Divided	Divided	Divided	Divided	No	Divided	Divided	Divided	Divided
		division	by 2	by 4	by 8	by 16	division	by 2	by 4	by 8	by 16
	No division		(4)	(5)	(7)	(6)	(1)				
×ο	Divided by 2	(3)		(5)	(7)	(6)		(1)			
clock	Divided by 4	(3)	(4)		(7)	(6)			(1)		
Sub clock oscillating	Divided by 8	(3)	(4)	(5)		(6)				(1)	
-	Divided by 16	(3)	(4)	(5)	(7)						(1)
	No division	(2)				`		(4)	(5)	(7)	(6)
clock ad off	Divided by 2		(2)				(3)		(5)	(7)	(6)
o cl	Divided by 4 Divided by 8			(2)			(3)	(4)		(7)	(6)
Sub	Divided by 8				(2)		(3)	(4)	(5)		(6)
	Divided by 16					(2)	(3)	(4)	(5)	(7)	

9. ( ): setting method. Refer to following table.

--: Cannot transit

	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0, CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0, CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1, CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	On-chip oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

CM04, CM05, CM06, CM07 : Bits in the CM0 register CM10, CM11, CM16, CM17 : Bits in the CM1 register CM20, CM21 : Bits in the CM2 register PLC07 : Bits in the PLC0 register

### 7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM2 register).
- (2) Set the PM21 bit in the PM2 register to "1" (disable clock modification).
- (3) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".

### 7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function detects the re-oscillation after stop of main clock oscillation circuit. When the oscillation stop and re-oscillation detection occurs, the oscillation stop detect function is reset or oscillation stop and re-oscillation detection interrupt is generated, depending on the CM27 bit set in the CM2 register. The oscillation stop detect function is enabled or disabled by the CM20 bit in the CM2 register. **Table 7.6** lists a specification overview of the oscillation stop and re-oscillation detect function.

Table 7.6 Specification Overview of Oscillation Stop and Re-oscillation Detect Function

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set CM20 bit to "1"(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit is set to "0")
re-oscillation detection	Oscillation stop, re-oscillation detection interrupt occurs(when
	CM27 bit is set to "1")



### 7.8.1 Operation when CM27 bit is set to "0" (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to **4. SFR** and **5. Reset**).

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

# 7.8.2 Operation when CM27 bit is set to "1" (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the CPU clock and clock source for peripheral functions in place of the main clock.
- CM21 bit is set to "1" (on-chip oscillator clock for CPU clock source)
- CM22 bit is set to "1" (main clock stop detected)
- CM23 bit is set to "1" (main clock stopped)

When the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit is set to "1" (main clock stop detected)
- CM23 bit is set to "1" (main clock stopped)
- CM21 bit remains unchanged

When the CM20 bit is set to "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit is set to "1" (main clock re-oscillation detected)
- CM23 bit is set to "0" (main clock oscillation)
- CM21 bit remains unchanged



#### 7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source in the program. Figure 7.13 shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit be comes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function dis abled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




Figure 7.13 Switching Procedure from On-chip Oscillator to Main Clock

### 8. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 8.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, LPCC1, PLC0, ROCR and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by PRC2 bit: PD9, PACR, S4C and NDDR registers
- Registers protected by PRC3 bit: VCR2 and D4INT registers

The PRC2 bit is set to "0" (write enabled) if data is written to the SFR area after setting the PRC2 bit to "1" (write enable). Set the PD9, PACR, S4C and NDDR registers immediately after setting the PRC2 bit in the PRCR register to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the following instruction. The PRC0, PRC1 and PRC3 bits are not set to "0" even if data is written to the SFR area. Set the PRC0, PRC1 and PRC3 bits to "0" by program.




Figure 8.1 PRCR Register

## 9. Interrupts

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

### 9.1 Type of Interrupts

Figure 9.1 shows types of interrupts.




Figure 9.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.



#### 9.1.1 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

#### 9.1.1.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

#### 9.1.1.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

#### 9.1.1.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

#### 9.1.1.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt numbers 0 to 63 can be specified for the INT instruction. Because software interrupt numbers 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



#### 9.1.2 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

#### 9.1.2.1 Special Interrupts

Special interrupts are non-maskable interrupts.

#### 9.1.2.1.1 **NMI** Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low. For details about the  $\overline{\text{NMI}}$  interrupt, refer to the section 9.7  $\overline{\text{NMI}}$  interrupt.

#### 9.1.2.1.2 **DBC** Interrupt

This interrupt is exclusively for debugger, do not use in any other circumstances.

#### 9.1.2.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to **10. Watchdog Timer**.

#### 9.1.2.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the section **7. Clock Generating Circuit**.

#### 9.1.2.1.5 Low Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to **5.5 Voltage Detection Circuit**.

#### 9.1.2.1.6 Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

#### 9.1.2.1.7 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 or RMAD1 register, if the corresponding enable bit (the AIER0 or AIER1bit in the AIER register) is set to "1". For details about the address match interrupt, refer to **9.9 Address Match Interrupt**.

#### 9.1.2.2 Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in **Table 9.2 Relocatable Vector Tables**. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



### 9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. **Figure 9.2** shows the interrupt vector.




Figure 9.2 Interrupt Vector

#### 9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFFF16. **Table 9.1** lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **17.3 Flash Memory Rewrite Disabling Function**.

**Table 9.1 Fixed Vector Tables** 

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program execution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (1)	FFFEC16 to FFFEF16		
Watchdog timer,	FFFF016 to FFFF316		Watchdog timer
Oscillation stop and			
re-oscillation detection,			Clock generating circuit
Low voltage			
detection			Voltage detection circuit
DBC (1)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset (2)	FFFFC16 to FFFFF16		Reset

#### NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. The b3 to b0 in the address FFFFF16 are reserved bits. Set them to "11112".



#### 9.2.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 9.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

**Table 9.2 Relocatable Vector Tables** 

Interrupt source	Vector address <sup>(1)</sup> Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20
——— (Reserved)		1 to 3	series software manual
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
IC/OC interrupt 0	+20 to +23 (001416 to 001716)	5	Timer S
IC/OC interrupt 1, I <sup>2</sup> C bus interface (4)	+24 to +27 (001816 to 001B16)	6	Timer S
IC/OC base timer, ScL/SDA (4)	+28 to +31 (001C16 to 001F16)	7	Multi-Master I <sup>2</sup> C bus interface
SI/O4, ĪNT5 (2)	+32 to +35 (002016 to 002316)	8	INT interrupt
SI/O3, ĪNT4 (2)	+36 to +39 (002416 to 002716)	9	Serial I/O
UART 2 bus collision detection (6)	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C 16 to 002F16)	11	56
DMA1	+48 to +51 (003016 to 003316)	12	DMAC
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt
A/D	+56 to +59 (003816 to 003B16)	14	A/D convertor
UART2 transmit, NACK2 (3)	+60 to +63 (003C 16 to 003F16)	15	
UART2 receive, ACK2 (3)	+64 to +67 (004016 to 004316)	16	
UART0 transmit	+68 to +71 (004416 to 004716)	17	0
UART0 receive	+72 to +75 (004816 to 004B16)	18	Serial I/O
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	
UART1 receive	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C 16 to 005F16)	23	
Timer A3	+96 to +99 (006016 to 006316)	24	
Timer A4	+100 to +103 (0064 16 to 006716)	25	Timer
Timer B0	+104 to +107 (0068 16 to 006B16)	26	
Timer B1	+108 to +111 (006C 16 to 006F16)	27	
Timer B2	+112 to +115 (0070 16 to 007316)	28	
ĪNT0	+116 to +119 (007416 to 007716)	29	
ĪNT1	+120 to +123 (007816 to 007B16)	30	INT interrupt
ĪNT2	+124 to +127 (007C 16 to 007F16)	31	
Software interrupt (5)	+128 to +131 (0080 16 to 008316) to +252 to +255 (00FC 16 to 00FF16)	32 to 63	M16C/60, M16C/20 series software manual

#### NOTES:

- 1. Address relative to address in INTB.
- 2. Use the IFSR6 and IFSR7 bits in the IFSR register to select.
- 3. During I<sup>2</sup>C bus mode, NACK and ACK interrupts comprise the interrupt source.
- 4. Use the IFSR26 and IFSR27 bits in the IFSR2A register to select.
- 5. These interrupts cannot be disabled using the I flag.
- 6. Bus collision detection:

During IEBus mode, this bus collision detection constitutes the cause of an interrupt. During I<sup>2</sup>C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.



### 9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the I flag in the FLG register, IPL, and ILVL2 to ILVL0 bits in each interrupt control register to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.


Figure 9.3 shows the interrupt control registers.

Also, the following interrupts share a vector and an interrupt control register.

- •INT4 and SIO3
- •INT5 and SIO4
- •IC/OC base timer and ScL/SDA
- •IC/OC interrupt 1 and I<sup>2</sup>C BUS interface


An interrupt request is set by the IFSR6, IFSR7 bits in the IFSR register and the IFSR26 and IFSR27 bits in the IFSR2A register. **Figure 9.4** shows the IFSR, IFSR2A registers.





#### NOTES:

- 1. This bit can only be reset by writing "0" (Do not write "1").
- Rewrite the interrupt control register when the interrupt request related to the register is not generated. For details, refer to 20.5 Interrupts.
- 3. Use the IFSR2A register to select.



#### NOTES:

- 1. This bit can only be reset by writing "0" (Do not write "1").
- Rewrite the interrupt control register when the interrupt request related to the register is not generated. For details, refer to 20.5 Interrupts.
- 3. If the IFSRi bit in the IFSR register(i = 0 to 5) is "1" (both edges), set the POL bit in the INTilC register to "0" (falling edge).
- 4. Set the POL bit in the S3IC or S4IC register to "0" (falling edge) when the IFSR6 bit in the IFSR register is set to "0" (SI/O3 selected) or IFSR7 bit in the IFSR reister "0" (SI/O4 selected), respectively.

Figure 9.3 Interrupt Control Registers




#### Interrupt Request Cause Select Register After Reset Symbol Address **IFSR** 035F<sub>16</sub> 0016 Bit Symbol Bit Name Function RW IFSR0 INT0 interrupt polarity 0 : One edge RW switching bit 1: Both edges IFSR1 INT1 interrupt polarity 0: One edge RW switching bit 1: Both edges (1) IFSR2 INT2 interrupt polarity 0: One edge RW switching bit 1: Both edges (1) IFSR3 INT3 interrupt polarity 0 : One edge RW switching bit 1: Both edges (1) IFSR4 INT4 interrupt polarity 0: One edge RW switching bit 1: Both edges (1) IFSR5 INT5 interrupt polarity 0: One edge RW switching bit 1: Both edges (1) IFSR6 Interrupt request cause 0:SI/O3 (2) RW 1: <del>INT4</del> select bit IFSR7 Interrupt request cause 0: SI/O4 RW select bit 1: <del>INT5</del>

#### NOTES:

- 1. When setting this bit to "1" (both edges), make sure the POL bit in the INT0IC to INT5IC registers is set to "0" (falling edge).
- 2. When setting this bit to "0" (SI/O3, SI/O4), make sure the POL bit in the S3IC and S4IC registers is set to "0" (falling edge).

#### Interrupt Request Cause Select Register 2



1. Set this bit to "1" befor you enable interrupt after resetting.

Figure 9.4 IFSR Register and IFSR2A Register

#### 9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

#### 9.3.2 IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (interrupt not requested).

The IR bit can be cleared to "0" by program. Note that do not write "1" to this bit.

#### 9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

**Table 9.3** shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag is set to "1"
- · IR bit is set to "1"
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. Therefore, they do not affect one another.

**Table 9.3 Settings of Interrupt Priority Levels** 

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 9.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

### 9.4 Interrupt Sequence

An interrupt sequence (the device behavior from the instant an interrupt is accepted to the instant the interrupt routine is executed) is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. **Figure 9.5** shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register<sup>(1)</sup>.
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note 1: This register cannot be used by user.





Figure 9.5 Time Required for Executing Interrupt Sequence



### 9.4.1 Interrupt Response Time

**Figure 9.6** shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes the time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated till when the instruction then executing is completed ((a) in **Figure 9.6**) and the time during which the interrupt sequence is executed ((b) in **Figure 9.6**).



- (a) The time from when an interrupt request is generated till when the instruction then executing is completed. The length of this time varies with the instruction being executed. The DIVX instruction requires the longest time, which is equal to 30 cycles (without wait state, the divisor being a register).
- (b) The time during which the interrupt sequence is executed. For details, see the table below. Note, however, that the values in this table must be increased 2 cycles for the DBC interrupt and 1 cycle for the address match and single-step interrupts.

Interrupt vector address	SP value	Without wait
Even	Even	18 cycles
Even	Odd	19 cycles
Odd	Even	19 cycles
Odd	Odd	20 cycles

Figure 9.6 Interrupt response time

### 9.4.2 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in **Table 9.5** is set in the IPL. Shown in **Table 9.5** are the IPL values of software and special interrupts when they are accepted.

Table 9.5 IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, NMI, Oscillation stop and re-oscillation detection,	7
low voltage detection	
Software, address match, DBC, single-step	Not changed



### 9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. **Figure 9.7** shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 9.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP<sup>(1)</sup>, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer <sup>(1)</sup> is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. **Figure 9.8** shows the operation of the saving registers.

#### NOTES:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 9.8 Operation of Saving Register

#### 9.4.4 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### 9.5 Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. **Figure 9.9** shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.





Figure 9.9 Hardware Interrupt Priority

#### 9.5.1 Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 9.10 shows the circuit that judges the interrupt priority level.





**Figure 9.10 Interrupts Priority Select Circuit** 

### 9.6 INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register.

The INT5 input has an effective digital debounce function for a noise rejection. Refer to "17.6 Digital Debounce function" for this detail. When using INT5 interrupt to exit stop mode, set the P17DDR register to "FF16" before entering stop mode.

To use the INT4 interrupt, set the IFSR6 bit in the IFSR register to "1" (INT4). To use the INT5 interrupt, set the IFSR7 bit in the IFSR register to "1" (INT5).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (interrupt not requested) before enabling the interrupt.

Figure 9.11 shows the IFSR registers.




Figure 9.11 IFSR Register

### 9.7 NMI Interrupt

An  $\overline{\text{NMI}}$  interrupt request is generated when input on the  $\overline{\text{NMI}}$  pin changes state from high to low, after the  $\overline{\text{NMI}}$  interrupt was enabled by writing a "1" to bit 4 of register PM2. The  $\overline{\text{NMI}}$  interrupt is a non-maskable interrupt, once it is enabled.

The input level of this NMI interrupt input pin can be read by accessing the P8 register's P8 5 bit.

NMI is disabled by default after reset (the pin is a GPIO pin, P85) and can be enabled using bit 4 of PM2 register. Once enabled, it can only be disabled by a reset signal.

The NMI input has an effective digital debounce function for a noise rejection. Refer to "17.6 Digital Debounce function" for this detail. When using NMI interrupt to exit stop mode, set the NDDR register to "FF16" before entering stop mode.

### 9.8 Key Input Interrupt

A key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10\_4 to PD10\_7 bits in the PD10 register set to "0" (input) goes low. Key input interrupts can be used as a key-on wakeup function, the function to exit wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. **Figure 9.12** shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10\_4 to PD10\_7 bits set to "0" (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 9.12 Key Input Interrupt

### 9.9 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. The address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers"). (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

**Table 9.6** shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Figure 9.13 shows the AIER, RMAD0 and RMAD1 registers.

Table 9.6 PC Value Saved in Stack Area When an Address Match Interrupt Request is Accepted

Instruction at the address indicated by the RMADi register						Value of the PC that is saved to the stack area
* 2-byte op-code instruction     * 1-byte op-code instructions which are followed:     ADD.B:S #IMM8,dest SUB.B:S #IMM8,dest AND.B:S #IMM8,dest OR.B:S #IMM8,dest MOV.B:S #IMM8,dest STZ.B #IMM8,dest STZ.B #IMM8,dest STX.B #IMM81,#IMM82,dest CMP.B:S #IMM8,dest PUSHM src POPM dest JMPS #IMM8 JSRS #IMM8  MOV.B:S #IMM8 JSRS #IMM8  MOV.B:S #IMM,dest (However, dest=A0 or A1)					The address indicated by the RMADi register +2	
Instructions other than the above					The address indicated by the RMADi register +1	

Value of the PC that is saved to the stack area: Refer to "Saving Registers".

Op-code is an abbreviation of Operation Code. It is a portion of instruction code.

Refer to Chapter 4 Instruction Code/Number of Cycles in M16C/60, M16C/20 Series Software Manual. Op-code is shown as a bold-framed figure directly below the Syntax.

Table 9.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1






Figure 9.13 AIER Register, RMAD0 and RMAD1 Registers

# 10. Watchdog Timer

The watchdog timer is the function that detects when a program is out of control. Use the watchdog timer is recommended to improve reliability of the system. The watchdog timer contains a 15-bit counter which is decremented by the CPU clock that the prescaler divides. The PM12 bit in the PM1 register determines whether to generate a watchdog timer interrupt request or reset the watchdog timer when the watchdog timer underflows. The PM12 bit can only be set to "1" (reset). Once the PM12 bit is set to "1", it cannot be changed to "0" (watchdog timer interrupt) by program. Refer to "5.3 Watchdog Timer Reset" for watchdog timer reset.

When the main clock, on-chip oscillator clock, or PLI clock runs as CPU clock, the WDC7 bit in the WDC register determines whether the prescaler divides the clock by 16 or 128. When the sub clock runs as CPU clock, the prescaler divides the clock by 2 regardless of the WDC7 bit setting. Watchdog timer cycle is calculated as follows. Marginal errors, due to the prescaler, may occur in watchdog timer cycle.

With main clock source chosen for CPU clock, on-chip oscillator clock, PLL clock

Watchdog timer period = 

CPU clock

With sub-clock chosen for CPU clock

Watchdog timer period = 

Prescaler dividing (16 or 128) X Watchdog timer count (32768)

CPU clock

Watchdog timer period = 

CPU clock

CPU clock

For example, when CPU clock is set to 16 MHz and the divide-by-N value for the prescale ris set to 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

Write the WDTS register with shorter cycle than the watchdog timer cycle. Set the WDTS register also in the beginning of the watchdog timer interrupt routine.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

**Figure 10.1** shows the block diagram of the watchdog timer. **Figure 10.2** shows the watchdog timer-related registers.




Figure 10.1 Watchdog Timer Block Diagram




Figure 10.2 WDC Register and WDTS Register

#### **10.1 Count Source Protective Mode**

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit in the PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to "1" (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to "1" results in the following conditions

- The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

Watchdog timer count (32768)

On-chip oscillator clock

- The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode.



### **11. DMAC**

Note

Do not use SI/04 interrupt request as a DMA request in the 64-pin package.

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. **Figure 11.1** shows the block diagram of the DMAC. **Table 11.1** shows the DMAC specifications. **Figures 11.2** to **11.4** show the DMAC-related registers.




Figure 11.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0,1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register is set to "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".




**Table 11.1 DMAC Specifications** 

Item		Specification	
No. of channels		2 (cycle steal method)	
Transfer memory space		• From any address in the 1M bytes space to a fixed address	
		<ul> <li>From a fixed address to any address in the 1M bytes space</li> </ul>	
		• From a fixed address to a fixed address	
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)	
DMA request fa	ctors (1, 2)	Falling edge of INTO or INT1	
		Both edge of INT0 or INT1	
		Timer A0 to timer A4 interrupt requests	
		Timer B0 to timer B2 interrupt requests	
		UART0 transfer, UART0 reception interrupt requests	
		UART1 transfer, UART1 reception interrupt requests	
		UART2 transfer, UART2 reception interrupt requests	
		SI/O3, SI/O4 interrupt requests	
		A/D conversion interrupt requests	
		Timer S(IC/OC) requests	
		Software triggers	
Channel priority	,	DMA0 > DMA1 (DMA0 takes precedence)	
Transfer unit		8 bits or 16 bits	
Transfer addres	s direction	forward or fixed (The source and destination addresses cannot both be	
		in the forward direction.)	
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter (i = 0,1)	
		underflows after reaching the terminal count.	
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the	
value		of the DMAi transfer counter reload register and a DMA transfer is con	
		tinued with it.	
DMA interrupt reque	est generation timing	When the DMAi transfer counter underflowed	
DMA startup		Data transfer is initiated each time a DMA request is generated when	
the		DMAiCON register's DMAE bit = "1" (enabled).	
DMA shutdown	Single transfer	When the DMAE bit is set to "0" (disabled)	
		After the DMAi transfer counter underflows	
	Repeat transfer	When the DMAE bit is set to "0" (disabled)	
Reload timing for forward ad-		When a data transfer is started after setting the DMAE bit to "1" (en	
dress pointer and transfer		abled), the forward address pointer is reloaded with the value of the	
counter		SARi or the DARi pointer whichever is specified to be in the forward	
		direction and the DMAi transfer counter is reloaded with the value of the	
		DMAi transfer counter reload register.	

### NOTES:

- 1. DMA transfer does not affect any interrupt. DMA transfer is not affected by the I flag nor by the interrupt control register.
- 2. The selectable cause of DMA requests varies with each channel.
- 3. Do not access the DMAC-associated registers (addresses 002016 to 003F16) with DMAC.






<sup>1.</sup> The causes of DMA0 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.

DSEL3 to DSEL0	DMS=0(basic cause of request)	DMS=1(extended cause of request)
0 0 0 02	Falling edge of INT0 pin	IC/OC base timer
0 0 0 12	Software trigger	_
0 0 1 02	Timer A0	IC/OC channel 0
0 0 1 12	Timer A1	IC/OC channel 1
0 1 0 02	Timer A2	_
0 1 0 12	Timer A3	_
0 1 1 02	Timer A4	Two edges of INTO pin
0 1 1 12	Timer B0	_
1 0 0 02	Timer B1	_
1 0 0 12	Timer B2	_
1 0 1 02	UART0 transmit	IC/OC channel 2
1 0 1 12	UART0 receive	IC/OC channel 3
1 1 0 02	UART2 transmit	IC/OC channel 4
1 1 0 12	UART2 receive	IC/OC channel 5
1 1 1 02	A/D conversion	IC/OC channel 6
1 1 1 12	UART1 transmit	IC/OC channel 7

Figure 11.2 DM0SL Register




#### NOTES:

The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.

DSEL3 to DSEL0	DMS=0(basic cause of request)	DMS=1(extended cause of request)
0 0 0 02	Falling edge of INT1 pin	IC/OC base timer
0 0 0 12	Software trigger	_
0 0 1 02	Timer A0	IC/OC channel 0
0 0 1 12	Timer A1	IC/OC channel 1
0 1 0 02	Timer A2	_
0 1 0 12	Timer A3	SI/O3
0 1 1 02	Timer A4	SI/O4
0 1 1 12	Timer B0	Two edges of INT1
1 0 0 02	Timer B1	_
1 0 0 12	Timer B2	_
1 0 1 02	UART0 transmit	IC/OC channel 2
1 0 1 12	UART0 receive	IC/OC channel 3
1 1 0 02	UART2 transmit	IC/OC channel 4
1 1 0 12	UART2 receive/ACK2	IC/OC channel 5
1 1 1 02	A/D conversion	IC/OC channel 6
1 1 1 12	UART1 receive	IC/OC channel 7

## DMAi Control Register(i=0,1)



#### NOTES:

- 1. The DMAS bit can be set to "0" by writing "0" in a program (This bit remains unchanged even if "1" is written).
- 2. At least one of the DAD and DSD bits must be "0" (address direction fixed).

Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers




Figure 11.4 SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers

# 11.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. Furthermore, the bus cycle itself is extended by a software wait.

#### 11.1.1 Effect of Source and Destination Addresses

If the transfer unit is 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit is 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

### 11.1.2 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

**Figure 11.5** shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units and when both the source address and destination address are an odd address ((2) in **Figure 11.5**), two source read bus cycles and two destination write bus cycles are required.






Figure 11.5 Transfer Cycles for Source Read

# 11.2. DMA Transfer Cycles

Any combination of even or odd transfer read and write adresses is possible. **Table 11.2** shows the number of DMA transfer cycles. **Table 11.3** shows the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

**Table 11.2 DMA Transfer Cycles** 

Transfer unit	Access address	No. of read cycles	No. of write cycles
8-bit transfers	Even	1	1
(DMBIT= "1")	Odd	1	1
16-bit transfers	Even	1	1
(DMBIT= "0")	Odd	2	2

Table 11.3 Coefficient j, k

	Internal area			
	Internal ROM, RAM		SF	R
	No wait	With wait	1 wait	2 wait
j	1	2	2	3
k	1	2	2	3

NOTES:

<sup>1.</sup> Depends on the set value of PM20 bit in PM2 register

### 11.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (a) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (b) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

- (1) Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.
- (2) Make sure that the DMAi is in an initial state as described above (a) and (b) by program.

If the DMAi is not in an initial state, the above steps should be repeated.

## 11.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. **Table 11.4** shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

Table 11.4 Timing at Which the DMAS Bit Changes State

DMA factor	DMAS bit of the DMiCON register		
Divir ( lactor	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"	
Software trigger	When the DSR bit in the DMiSL register is set to "1"	Immediately before a data transfer starts     When set by writing "0" in a program	
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits in the DMiSL register has its IR bit set to "1"		



# 11.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of CPU clock), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. **Figure 11.6** shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultanelously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in **Figure 11.6** occurs more than one time, the DAMS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.




Figure 11.6 DMA Transfer by External Factors

# 12. Timer

Eight 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (three). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. **Figures 12.1** and **12.2** show block diagrams of timer A and timer B configuration, respectively.





Figure 12.1 Timer A Configuration



**Figure 12.2 Timer B Configuration** 

## 12.1 Timer A

**Figure 12.3** shows a block diagram of the timer A. **Figures 12.4** to **12.6** show registers related to the timer A. The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 12.3 Timer A Block Diagram





Figure 12.4 TA0MR to TA4MR Registers



#### NOTES:

- 1. The register must be accessed in 16 bit units.
- If the TAi register is set to '000016,' the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if "pulse output" is selected, no pulses are output from the TAiOUT pin.
- 3. If the TAi register is set to '000016,' the pulse width modulator does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated either. The same applies when the 8 high-order bits of the timer TAi register are set to '000 016' while operating as an 8-bit pulse width modulator.
- 4. Use the MOV instruction to write to the TAi register.
- 5. The timer counts pulses from an external device or overflows or underflows in other timers.




Figure 12.5 TA0 to TA4 Registers, TABSR Register, and UDF Register

3. When not using the two-phase pulse signal processing function, set the corresponding bit to "0".


"0" (input mode)

#### One-shot Start Flag Symbol Address After Reset ONSE 038216 0016 RW Bit Symbol Bit Name **Function** TACOS Timer A0 one-shot start flag RW The timer starts counting by setting this bit to "1" while the TMOD1 to RW TA10S Timer A1 one-shot start flag TMOD0 bits of TAiMR register (i = 0 to 4) = '102' (= one-shot timer TA2OS RW Timer A2 one-shot start flag mode) and the MR2 bit of TAiMR TA3OS register = "0" (=TAiOS bit enabled). RW Timer A3 one-shot start flag When read, its content is "0". TA4OS Timer A4 one-shot start flag RW 0 : Z-phase input disabled TAZIE RW Z-phase input enable bit 1 : Z-phase input enabled TA0TGL Timer A0 event/trigger RW 0 0: Input on TA0 IN is selected(1) select bit 0 1 : TB2 overflow is selected (2) 1 0: TA4 overflow is selected (2) TA0TGH RW 1 1: TA1 overflow is selected (2)

#### NOTES:

- 1. Make sure the PD7\_1 bit in the PD7 register is set to "0" (input mode).
- 2. Overflow or underflow

#### Trigger Select Register



#### NOTES:

- 1. Make sure the port direction bits for the TA1 IN to TA4IN pins are set to "0" (= input mode).
- 2. Overflow or underflow

### Clock Prescaler Reset Flag




Figure 12.6 ONSF Register, TRGSR Register, and CPSRF Register

### 12.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see **Table 12.1**). **Figure 12.7** shows TAiMR register in timer mode.

**Table 12.1 Specifications in Timer Mode** 

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Decrement	
	When the timer underflows, it reloads the reload register contents and continues counting	
Divide ratio	1/(n+1) n: set value of TAi register (i= 0 to 4) 000016 to FFFF16	
Count start condition	Set TAiS bit in the TABSR register to "1" (start counting)	
Count stop condition	Set TAiS bit to "0" (stop counting)	
Interrupt request generation timing	Timer underflow	
TAilN pin function	I/O port or gate input	
TAiout pin function	I/O port or pulse output	
Read from timer	Count value can be read by reading TAi register	
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to TAi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to TAi register is written to only reload register	
	(Transferred to counter when reloaded next)	
Select function	Gate function	
	Counting can be started and stopped by an input signal to TAilN pin	
	Pulse output function	
	Whenever the timer underflows, the output polarity of TAiout pin is inverted.	
	When not counting, the pin outputs a low.	





Figure 12.7 Timer Ai Mode Register in Timer Mode

#### 12.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. **Table 12.2** lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). **Table 12.3** lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). **Figure 12.8** shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). **Figure 12.9** shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Table 12.2 Specifications in Event Counter Mode (when not processing two-phase pulse signal)

Item	Specification
Count source	• External signals input to TAilN pin (i=0 to 4) (effective edge can be selected
	in program)
	• Timer B2 overflows or underflows,
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows
Count operation	Increment or decrement can be selected by external signal or program
	When the timer overflows or underflows, it reloads the reload register con-
	tents and continues counting. When operating in free-running mode, the
	timer continues counting without reloading.
Divided ratio	1/ (FFFF16 - n + 1) for increment
	1/ (n + 1) for down-count n: set value of TAi register 000016 to FFFF16
Count start condition	Set TAiS bit in the TABSR register to "1" (start counting)
Count stop condition	Set TAiS bit to "0" (stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAilN pin function	I/O port or count source input
TAiout pin function	I/O port, pulse output, or up/down-count select input
Read from timer	Count value can be read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Free-run count function
	Even when the timer overflows or underflows, the reload register content is
	not reloaded to it
	Pulse output function
	Whenever the timer underflows or underflows, the output polarity of TAiout
	pin is inverted . When not counting, the pin outputs a low.



2. Effective when the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are '002' (TAin pin input).

3. Count down when input on TAiOUT pin is low or count up when input on that pin is high. The port direction bit for TAiOUT pin must be set to "0" (input mode).

Figure 12.8 TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Table 12.3 Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification	
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i = 2 to 4)	
Count operation	<ul> <li>Increment or down-count can be selected by two-phase pulse signal</li> <li>When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.</li> </ul>	
Divide ratio	1/ (FFFF16 - n + 1) for increment	
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16	
Count start condition	Set TAiS bit in the TABSR register to "1" (start counting)	
Count stop condition	Set TAiS bit to "0" (stop counting)	
Interrupt request generation timing	Timer overflow or underflow	
TAilN pin function	Two-phase pulse input	
TAiout pin function	Two-phase pulse input	
Read from timer	Count value can be read by reading timer A2, A3 or A4 register	
Write to timer	<ul> <li>When not counting and until the 1st count source is input after counting start         Value written to TAi register is written to both reload register and counter</li> <li>When counting (after 1st count source input)         Value written to TAi register is written to reload register         (Transferred to counter when reloaded next)</li> </ul>	
Select function (Note)	Normal processing operation (timer A2 and timer A3) The timer counts up rising edges or counts down falling edges on TAjIN pin when input signals on TAjOUT pin is "H".  TAjOUT  TAjIN  (j=2,3)  Norment Increment Decrement Decrement Decrement Decrement  Nultiply-by-4 processing operation (timer A3 and timer A4)  If the phase relationship is such that TAkIN(k=3, 4) pin goes "H" when the input signal on TAkOUT pin is "H", the timer counts up rising and falling edges on TAkOUT and TAkIN pins. If the phase relationship is such that TAKIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer counts down rising and falling edges on TAkOUT and TAKIN pins.  TAKOUT  Increment all edges  Decrement all edges  Decrement all edges  Decrement all edges	
	Counter initialization by Z-phase input (timer A3)  The state of the A in the A	
	The timer count value is initialized to 0 by Z-phase input.	

#### Notes:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.




Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

### 12.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing "000016" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. **Figure 12.10** shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 12.10 Two-phase Pulse (A phase and B phase) and the Z Phase

## 12.1.3 One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See **Table 12.4**) When the trigger occurs, the timer starts up and continues operating for a given period. **Figure 12.11** shows the TAiMR register in one-shot timer mode.

Table 12.4 Specifications in One-shot Timer Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Decrement
	When the counter reaches 000016, it stops counting after reloading a new value
	If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n: set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit in the TABSR register is set to "1" (start counting) and one of the
	following triggers occurs.
	External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	The TAiOS bit in the ONSF register is set to "1" (timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	TAiS bit is set to "0" (stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.




Figure 12.11 TAiMR Register in One-shot Timer Mode

## 12.1.4 Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see **Table 12.5**). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. **Figure 12.12** shows TAiMR register in pulse width modulation mode. **Figures 12.13** and **12.14** show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Table 12.5 Specifications in Pulse Width Modulation Mode

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Decrement (operating as an 8-bit or a 16-bit pulse width modulator)	
	The timer reloads a new value at a rising edge of PWM pulse and continues counting	
	The timer is not affected by a trigger that occurs during counting	
16-bit PWM	High level width    n / fj    n : set value of TAi register (i=o to 4)	
	• Cycle time (2 <sup>16</sup> -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)	
8-bit PWM	High level width n x (m+1) / fj n : set value of TAi register high-order address	
	Cycle time (2 <sup>8</sup> -1) x (m+1) / fj m : set value of TAi register low-order address	
Count start condition	TAiS bit in the TABSR register is set to "1" (= start counting)	
	• The TAiS bit = 1 and external trigger input from the TAiIN pin	
	The TAiS bit = 1 and one of the following external triggers occurs	
	Timer B2 overflow or underflow,	
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,	
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow	
Count stop condition	TAiS bit is set to "0" (stop counting)	
Interrupt request generation timing	PWM pulse goes "L"	
TAilN pin function	I/O port or trigger input	
TAiout pin function	Pulse output	
Read from timer	An indeterminate value is read by reading TAi register	
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to TAi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to TAi register is written to only reload register	
	(Transferred to counter when reloaded next)	




Figure 12.12 TAiMR Register in Pulse Width Modulation Mode




Figure 12.13 Example of 16-bit Pulse Width Modulator Operation




Figure 12.14 Example of 8-bit Pulse Width Modulator Operation

### **12.2 Timer B**

**Figure 12.15** shows a block diagram of the timer B. **Figures 12.16** and **12.17** show registers related to the timer B.

Timer B supports the following four modes. Use the TMOD1 and TMOD0 bits in the TBiMR register (i = 0 to 2) to select the desired mode.

- Timer mode: The timer counts the internal count source.
  - Event counter mode: The timer counts the external pulses or overflows and underflows of other timers.
  - Pulse period/pulse width measurement mode: The timer measures the pulse period or pulse width of external signal.
  - A/D trigger mode: The timer starts counting by one trigger until the count value becomes 000016.
     This mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D converter to start A/D conversion.




Figure 12.15 Timer B Block Diagram






Figure 12.16 TB0MR to TB2MR Registers



#### NOTES:

- 1. The register must be accessed in 16 bit units.
- 2. The timer counts pulses from an external device or overflows or underflows of other timers.
- 3. When this mode is used combining delayed trigger mode 0, set the larger value than the value in the timer B0 register to the timer B1 register.

### Count Start Flag



#### Clock Prescaler Reset flag




Figure 12.17 TB0 to TB2 Registers, TABSR Register, CPSRF Register



### 12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see **Table 12.6**). **Figure 12.18** shows TBiMR register in timer mode.

**Table 12.6 Specifications in Timer Mode** 

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Decrement	
	When the timer underflows, it reloads the reload register contents and	
	continues counting	
Divide ratio	1/(n+1) n: set value of TBi register (i= 0 to 2) 000016 to FFFF16	
Count start condition	Set TBiS bit <sup>(Note)</sup> to "1" (start counting)	
Count stop condition	Set TBiS bit to "0" (stop counting)	
Interrupt request generation timing	Timer underflow	
TBilN pin function	I/O port	
Read from timer	Count value can be read by reading TBi register	
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to TBi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to TBi register is written to only reload register	
	(Transferred to counter when reloaded next)	

#### NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.




Figure 12.18 TBiMR Register in Timer Mode

#### 12.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see **Table 12.7**) . **Figure 12.19** shows the TBiMR register in event counter mode.

**Table 12.7 Specifications in Event Counter Mode** 

Item	Specification			
Count source	• External signals input to TBiIN pin (i=0 to 2) (effective edge can be selected			
	in program)			
	• Timer Bj overflow or underflow (j=i-1, except j=2 if i=0)			
Count operation	Decrement			
	When the timer underflows, it reloads the reload register contents and			
	continues counting			
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16			
Count start condition	Set TBiS bit <sup>1</sup> to "1" (start counting)			
Count stop condition	Set TBiS bit to "0" (stop counting)			
Interrupt request generation timing	Timer underflow			
TBilN pin function	Count source input			
Read from timer	Count value can be read by reading TBi register			
Write to timer	When not counting and until the 1st count source is input after counting start			
	Value written to TBi register is written to both reload register and counter			
	When counting (after 1st count source input)			
	Value written to TBi register is written to only reload register			
	(Transferred to counter when reloaded next)			

#### NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.




Figure 12.19 TBiMR Register in Event Counter Mode

#### 12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see **Table 12.8**). **Figure 12.20** shows the TBiMR register in pulse period and pulse width measurement mode. **Figure 12.21** shows the operation timing when measuring a pulse period. **Figure 12.22** shows the operation timing when measuring a pulse width.

Table 12.8 Specifications in Pulse Period and Pulse Width Measurement Mode

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	• Increment		
	Counter value is transferred to reload register at an effective edge of mea-		
	surement pulse. The counter value is set to "000016" to continue counting.		
Count start condition	Set TBiS (i=0 to 2) bit (3) to "1" (start counting)		
Count stop condition	Set TBiS bit to "0" (stop counting)		
Interrupt request generation timing	When an effective edge of measurement pulse is input (1)		
	• Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is set to		
	"1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by writ-		
	ing to TBiMR register at the next count timing or later after MR3 bit was set to		
	"1". At this time, make sure TBiS bit is set to "1" (start counting).		
TBilN pin function	Measurement pulse input		
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register (2)		
Write to timer	Value written to TBi register is written to neither reload register nor counter		

#### Notes:

- 1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.
- 3. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register .




Figure 12.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode






Figure 12.21 Operation timing when measuring a pulse period




Figure 12.22 Operation timing when measuring a pulse width

## 12.2.4 A/D Trigger Mode

A/D trigger mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D conversion to start A/D conversion. It is used in timer B0 and timer B1 only. In this mode, the timer starts counting by one trigger until the count value becomes 000016. **Figure 12.23** shows the TBiMR register in A/D trigger mode and **Figure 12.24** shows the TB2SC register.

Table 12.9 Specifications in A/D Trigger Mode

Item	Specification		
Count Source	f1, f2, f8, f32, and fC32		
Count Operation	Decrement		
	When the timer underflows, reload register contents are reloaded before		
	stopping counting		
	• When a trigger is generated during the count operation, the count is not		
	affected		
Divide Ratio	1/(n+1) n: Setting value of TBi register (i=0,1)		
	000016-FFFF16		
Count Start Condition	When the TBiS (i=0,1) bit in the TABSR register is "1"(count started), the		
	TBiEN (i=0,1) in TB2SC register is "1" (A/D trigger mode) and the following		
	trigger selected by the TB2SEL bit in the TB2SC register		
	is generated.		
	Timer B2 interrupt		
	Underflow of Timer B2 interrupt generation frequency counter setting		
Count Stop Condition	After the count value is 000016 and reload register contents are reloaded		
	Set the TBiS bit to "0"(count stopped)		
Interrupt Request	Timer underflows (1)		
Generation Timing			
TBilN Pin Function	I/O port		
Read From Timer	Count value can be read by reading TBi register		
Write To Timer (2)	When writing in the TBi register during count stopped.		
	Value is written to both reload register and counter		
	When writing in the TBi register during count.		
	Value is written to only reload register (Transfered to counter when reloaded next)		

## NOTES:

- 1. A/D conversion is started by the timer underflow. For details refer to 15. A/D Converter.
- 2. When using in delayed trigger mode 0, set the larger value than the value of the timer B0 register to the timer B1 register.







Figure 12.23 TBiMR Register in A/D Trigger Mode



#### NOTES:

- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enabled).
- 2. If the INV11 bit is "0" (three-phase mode 0) or the INV06 bit is "1" (triangular wave modulation mode), set this bit to "0" (timer B2 underflow).
- 3. When setting the IVPCR1 bit to "1" (three-phase output forcible cutoff by \$\overline{SD}\$ pin input enabled), set the PD8\_5 bit to "0" (= input mode).
- 4. Associated pins are U(P8₀), Ū(P8₁), V(P7₂), ∇(P7₃), W(P7₄), Ѿ(P7₅). When a high-level ("H") signal is applied to the \$\overline{\text{D}}\$ pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, Ū, V, ∇, W, and \$\overline{\text{W}}\$ are exit from the high-impedance state. If a low-level ("L") signal is applied to the \$\overline{\text{D}}\$ pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, Ū, V, ∇, W, and \$\overline{\text{W}}\$ become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, Ū, V, ∇, W, and \$\overline{\text{W}}\$ are placed in a high-impedance state regardless of which function of those pins is used.
- 5. When this bit is used in delayed trigger mode 0, set the TB0EN and TB1EN bits to "1" (A/D trigger mode).
- 6. When setting the TB2SEL bit to "1" (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to "1" (three-phase motor control timer function).
- 7. Refer to "17.6 Digital Debounce Function" for the  $\overline{\text{SD}}$  input

Figure 12.24 TB2SC Register in A/D Trigger Mode



# 12.3 Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. **Table 12.10** lists the specifications of the three-phase motor control timer function. **Figure 12.24** shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on **Figures 12.26** to **12.32**.

Table 12.10 Three-phase Motor Control Timer Function Specifications

Table 12.10 Three-phase Motor Control Item	Specification		
Three-phase waveform output pin	Six pins $(U, \overline{U}, V, \overline{V}, \overline{W}, \overline{W})$		
Forced cutoff input <sup>(1)</sup>	Input "L" to SD pin		
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)		
	Timer A4: U- and $\overline{U}$ -phase waveform control		
	Timer A1: V- and $\overline{\mathrm{V}}$ -phase waveform control		
	Timer A2: W- and W-phase waveform control		
	Timer B2 (used in the timer mode)		
	Carrier wave cycle control		
	Dead time timer (3 eight-bit timer and shared reload register)		
	Dead time control		
Output waveform	Triangular wave modulation, Sawtooth wave modification		
	Enable to output "H" or "L" for one cycle		
	Enable to set positive-phase level and negative-phase		
	level respectively		
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2		
	Sawtooth wave modulation: count source x (m+1)		
	m: Setting value of TB2 register, 0 to 65535		
	Count source: f1, f2, f8, f32, fC32		
Three-phase PWM output width	Triangular wave modulation: count source x n x 2		
	Sawtooth wave modulation: count source x n		
	n: Setting value of TA4, TA1 and TA2 register (of TA4,		
	TA41, TA1, TA11, TA2 and TA21 registers when setting		
	the INV11 bit to "1"), 1 to 65535		
	Count source: f1, f2, f8, f32, fC32		
Dead time	Count source x p, or no dead time		
	p: Setting value of DTT register, 1 to 255		
	Count source: f1, f2, f1 divided by 2, f2 divided by 2		
Active level	Eable to select "H" or "L"		
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable		
	function		
	Positive and negative-phases concurrent active detect func-		
Into we and free access to	tion		
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle		
	basis through 15 times carrier wave cycle-to-cycle basis		

#### NOTES:

1. When the INV02 bit in the INVC0 register is set to "1" (three-phase motor control timer function), the SD function of the P85/SD pin is enabled. At this time, the P85 pin cannot be used as a programmable I/O port. When the SD function is not used, apply "H" to the P85/SD pin.

When the IVPCR1 bit in the TB2SC register is set to "1" (enable three-phase output forced cutoff by  $\overline{SD}$  pin input), and "L" is applied to the  $\overline{SD}$  pin, the related pins enter high-impedance state regardless of the functions which are used. When the IVPCR1 bit is set to "0" (disabled three-phase output forced cutoff by  $\overline{SD}$  pin input) and "L" is applied to the  $\overline{SD}$  pin, the related pins can be selected as a programmable I/O port and the setting of the port and port direction registers are enable.

Related pins: P72/CLK2/TA1out/V/RXD1 P73/CTS2/RTS2/TA1in/V/TXD1

 $\begin{array}{ccc} P74/TA2OUT/W & P75/TA2IN/\overline{W} \\ P80/TA4OUT/U & P81/TA4IN/\overline{U} \end{array}$ 






Figure 12.25 Three-phase Motor Control Timer Functions Block Diagram

b6 k	b5 b4 b3	3 62	b1 b0	Symbol INVC0	Address 0348 <sub>16</sub>	After Reset 0016	
			Bit Symbol	Bit Name	Function	RW	
			INV00	Effective interrupt output polarity select bit	O: ICTB2 counter is incremented by 1 on the rising edge of timer A1 reload control signal  1: ICTB2 counter is incremented by 1 on the falling edge of timer A1 reload control signal	RW	
			INV01	Effective interrupt output specification bit (2, 3)	ICTB2 counter incremented by 1 at a timer B2 underflow     Selected by INV00 bit	RW	
		- INV02	Mode select bit (4)	0: Three-phase motor control timer function unused 1: Three-phase motor control timer function (5)	RW		
		INV03	Output control bit (6)	Three-phase motor control timer output disabled (5)     Three-phase motor control timer output enabled	RW		
	INV04	Positive and negative phases concurrent output disable bit	Simultaneous active output enabled     Simultaneous active output disabled	RW			
IN		- INV05	Positive and negative phases concurrent output detect flag	0: Not detected yet 1: Already detected (7)	RW		
		INV06	Modulation mode select bit (8)	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode (9)	RW		
		INV07	Software trigger select bit	Setting this bit to "1" generates a transfer trigger. If the INV06 bit is "1", a trigger for the dead time timer is also generated. The value of this bit when read is "0".	RW		

- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable). Note also that INV00 to INV02, INV04 and INV06 bits can only be rewritten when timers A1, A2, A4 and B2 are idle.
- If this bit needs to be set to "1", set any value in the ICTB2 register before writing to it.
   Effective when the INV11 bit is "1" (three-phase mode 1). If INV11 is set to "0" (three-phase mode 0), the ICTB2 counter is incremented by "1" each time the timer B2 underflows, regardless of whether the INV00 and INV01 bits are set. When setting the INV01 bit to "1", the first interrupt is generated when the timer B2 underflows n-1 times, if n is the value set in the ICTB2 counter. Subsequent interrupts are generated every n times the timer B2 underflow.
- 4. Setting the INV02 bit to "1" activates the dead time timer, U/V/V-phase output control circuits and ICTB2 counter.

  5. When the INV02 bit is set to "1" and the INV03 bit is set to "0", U, Ū, V, V, W, W pins, including pins shared with
- other output functions, enter a high-impedance state. When INV03 is set to "1", U/V/W corresponding pins generate the three-phase PWM output.
- 6. The INV03 bit is set to "0" in the following cases:
  - When reset
  - When positive and negative go active (INV05="1") simultaneously while INV04 bit is "1"
- When positive and negative go active (INVOS= 1 ) simultaneously write INVOS is 1.

  When set to "0" by program
  When input on the SD pin changes state from "H" to "L" regardless of the value of the INVCR1 bit. (The INVO3 bit cannot be set to "1" when SD input is "L".)
  INVO3 is set to "0" when both INVO4 bit and INVO5 bit are set to "1".
  Can only be set by writing "0" by program, and cannot be set to "1".

  The effects of the INVO6 bit are described in the table below.

Item	INV06=0	INV06=1	
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode	
Timing at which transferred from IDB0 to IDB1 registers to three-phase output shift register	Transferred only once synchronously with the transfer trigger after writing to the IDB0 to IDB1 registers	Transferred every transfer trigger	
Timing at which dead time timer trigger is generated when INV16 bit is "0"	Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse	Synchronous with the transfer trigger and the falling edge of timer A1, A2, or A4 one-shot pulse	
INV13 bit	Effective when INV11 is set to "1" and INV06 is set to "0"	No effect	

Transfer trigger: Timer B2 underflow, write to the INV07 bit or write to the TB2 register when INV10 is "1"

9: If the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).

Figure 12.26 INVC0 Register



Three-phase PWM Control Register 1 (1)					
b7 b6 b5 b4 b3 b2	2 b1 b0	Symbol INVC1	Address 0349 <sub>16</sub>	After Reset 0016	
		Bit Symbol	Bit Name	Function	RW
		INV10	Timer A1, A2, A4 start trigger signal select bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the TB2 register	RW
		INV11	Timer A1-1, A2-1, A4-1 control bit (2)	0: Three-phase mode 0 1: Three-phase mode 1	RW
		INV12	Dead time timer count source select bit	0 : f1 or f2 1 : f1 divided by 2 or f2 divided by 2	RW
		INV13	Carrier wave detect flag (4)	0: Timer Reload control signal is set to "0" 1: Timer Reload control signal is set to "1"	RO
	[	INV14	Output polarity control bit	0 : Output waveform "L" active 1 : Output waveform "H" active	RW
	[	INV15	Dead time invalid bit	Dead time timer enabled     Dead time timer disabled	RW
		INV16	Dead time timer trigger select bit	O: Falling edge of timer A4, A1 or A2 one-shot pulse  1: Rising edge of three-phase output shift register (U, V or W phase) output  (5)	RW
		(b7)	Reserved bit	This bit should be set to "0"	RW

### NOTES:

- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable). Note also that this register can only be rewritten when timers A1, A2, A4 and B2 are idle.
- 2. A start trigger is generated by writing to the TB2 register only while timer B2 stops.
- 3. The effects of the INV11 bit are described in the table below.

Item	INV11=0	INV11=1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21, TA41 registers	Not Used	Used
INV00 bit, INV01 bit	Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether the INV00 to INV01 bits are set.	Effect
INV13 bit	Has no effect	Effective when INV11 bit is "1" and INV06 bit is "0"

- 4. If the INV06 bit is "1" (sawtooth wave modulation mode), set this bit to "0" (three-phase mode 0). Also, if the INV11 bit is "0", set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).
- 5. The INV13 bit is effective only when the INV06 bit is "0" (triangular wave modulation mode) and the INV11 bit is "1" (three-phase mode 1).
- 6. If all of the following conditions hold true, set the INV16 bit to "1" (dead time timer triggered by the rising edge of three-phase output shift register output)
  - The INV15 bit is "0" (dead time timer enabled)
  - When the INV03 bit is set to "1" (three-phase motor control timer output enabled), the Dij bit and DiBj bit (i: U, V, or W, j: 0 to 1) have always different values (the positive-phase and negative-phase always output different levels during the period other than dead time).

Conversely, if either one of the above conditions holds false, set the INV16 bit to "0" (dead time timer triggered by the falling edge of one-shot pulse).


Figure 12.27 INVC1 Register

#### Three-phase Output Buffer Register(i=0,1) (1) Symbol Address After Reset 0 0 034A<sub>16</sub> IDB0 001111112 IDB1 034B16 001111112 Bit Symbol RW Bit Name Function DUi Write the output level U phase output buffer i RW 0. Active level 1: Inactive level DUBi U phase output buffer i RW When read, these bits show the three-phase RW DVi V phase output buffer i output shift register value. DVBi V phase output buffer i RW DWi W phase output buffer i RW DWBi W phase output buffer i RW Nothing is assigned. When write, set to "0". When read, RO (b7-b6) these contents are "0".

#### NOTES:

1. The IDB0 and IDB1 register values are transferred to the three-phase shift register by a transfer trigger. The value written to the IDB0 register aftera transfer trigger represents the output signal of each phase, and the next value written to the IDB1 register at the falling edge of the timer A1, A2 or A4 one-shot pulse represents the output signal of each phase.


### Dead Time Timer (1, 2)



#### NOTES:

- 1. Use MOV instruction to write to this register.
- Effective when the INV15 bit is set to "0" (dead time timer enable). If the INV15 bit is set to "1", the dead time timer is disabled and has no effect.

### Timer B2 Interrupt Occurrences Frequency Set Counter



#### NOTES:

1. Use MOV instruction to write to this register.

If the INV01 bit is set to "1", make sure the TB2S bit also is set to "0" (timer B2 count stopped) when writing to this register. If the INV01 bit is set to "0", although this register can be written even when the TB2S bit is set to "1" (timer B2 count start), do not write synchronously with a timer B2 underflow.

Figure 12.28 IDB0 Register, IDB1Register, DTT Register, and ICTB2 Register






Figure 12.29 TA1, TA2, TA4, TA11, TA21 and TA41 Registers

#### Timer B2 Special Mode Register (1) Symbol After Reset Address 0 0 TB2SC 039F16 X00000002 RW Bit Symbol Bit Name **Function PWCON** Timer B2 reload timing 0. Timer B2 underflow RW switch bit (2) 1: Timer A output at odd-numbered Three-phase output port IVPCR1 0: Three-phase output forcible cutoff by SD pin input SD control bit 1 (high impedance) disabled (3, 4, 7)1: Three-phase output forcible cutoff by SD pin input RW (high impedance) enabled 0: Other than A/D trigger mode Timer B0 operation mode TB0FN RW select bit 1: A/D trigger mode Timer B1 operation mode 0: Other than A/D trigger mode TB1EN RW select bit 1: A/D trigger mode TB2SEL 0: TB2 interrupt Trigger select bit (6) RW 1: Underflow of TB2 interrupt generation frequency setting counter [ICTB2] Reserved bits RW (b6-b5) Set to 0 Nothing is assigned. If necessary, set to 0. (b7) When read, the content is 0.

#### NOTES

- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer B2 underflow).
- 3. When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by \$\overline{SD}\$ pin input enabled), Set the PD85 bit to 0 (= input mode)
- 4. Related pins are U(P8<sub>0</sub>), Ū(P8<sub>1</sub>), V(P7<sub>2</sub>), ∇(P7<sub>3</sub>), W(P7<sub>4</sub>), W(P7<sub>5</sub>). When a high-level ("H") signal is applied to the SD pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, Ū, V, ∇, W, and W are exit from the high-impedance state. If a low-level ("L") signal is applied to the SD pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, Ū, V, ∇, W, and W become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, Ū, V, ∇, W, and W are placed in a high-impedance state regardless of which function of those pins is used.
- 5. When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).
- When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to 1 (three-phase motor control timer function).

The effect of  $\overline{\text{SD}}$  pin input is below.

1.Case of INV03 = 1(Three-phase motor control timer output enabled)

IVPCR1 bit	SD pin inputs <sup>(3)</sup>	Status of U/V/W pins	Remarks
1 /Three phase output	Н	Three-phase PWM output	
(Three-phase output forcrible cutoff enable)	L(1)	High impedance <sup>(4)</sup>	Three-phase output forcrible cutoff
(Three phase output	Н	Three-phase PWM output	
(Three-phase output forcrible cutoff disable)	L <sup>(1)</sup>	Input/output port(2)	

### NOTES:

- 1. When "L" is applied to the  $\overline{SD}$  pin, INV03 bit is changed to 0 at the same time.
- 2. The value of the port register and the port direction register becomes effective.
- 3. When  $\overline{SD}$  function is not used, set to 0 (Input) in PD85 and pullup to "H" in  $\overline{SD}$  pin from outside.
- 4. To leave the high-impedance state and restart the three-phase PWM signal output after the three-phase PWM signal output forced cutoff, set the IVPCR1 bit to 0 after the SD pin input level becomes high ("H").

2.Case of INV03 = 0(Three-phase motor control timer output disabled)

IVPCR1 bit	SD pin inputs	Status of U/V/W pins	Remarks
(Three phase output	Н	Peripheral input/output or input/output port	
(Three-phase output forcrible cutoff enable)	L	High impedance	Three-phase output forcrible cutoff <sup>(1)</sup>
0 (Three-phase output	Н	Peripheral input/output or input/output port	
forcrible cutoff disable)	L	Peripheral input/output or input/output port	

#### NOTE:

1. The three-phase output forcrible cutoff function becomes effective if the INPCR1 bit is set to 1 (three-phase output forcrible cutoff function enable) even when the INV03 bit is 0 (three-phase motor control timer output disalbe)

Figure 12.30 TB2SC Register






Figure 12.31 TB2 Register, TRGSR Register, and TABSR Register




Figure 12.32 TA1MR, TA2MR, TA4MR, and TB2MR Registers

The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs  $(U, \overline{U}, V, \overline{V}, W \text{ and } \overline{W})$ . The dead time is controlled by a dedicated dead-time timer. **Figure 12.33** shows the example of triangular modulation waveform, and **Figure 12.34** shows the example of sawtooth modulation waveform.




Figure 12.33 Triangular Wave Modulation Operation




Figure 12.34 Sawtooth Wave Modulation Operation

### 12.3.1 Position-Data-Retain Function

This function is used to retain the position data synchronously with the three-phase waveform output. There are three position-data input pins for U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger") can be selected by the PDRT bit in the PDRF register. This bit selects the retain trigger to be the falling edge of each positive phase, or the rising edge of each positive phase.

### 12.3.1.1 Operation of the Position-data-retain Function

**Figure 12.35** shows a usage example of the position-data-retain function (U phase) when the retain trigger is selected as the falling edge of the positive signal.

- (1) At the falling edge of the U-phase waveform ouput, the state at pin IDU is transferred to the PDRU bit in the PDRF register.
- (2) Until the next falling edge of the Uphase waveform output, the above value is retained.




Figure 12.35 Usage Example of Position-data-retain Function (U phase)

### 12.3.1.2 Position-data-retain Function Control Register

Figure 12.36 shows the structure of the position-data-retain function contol register.




Figure 12.36 PDRF Register

### 12.3.1.2.1 W-phase Position Data Retain Bit (PDRW)

This bit is used to retain the input level at pin IDW.

### 12.3.1.2.2 V-phase Position Data Retain Bit (PDRV)

This bit is used to retain the input level at pin IDV.

### 12.3.1.2.3 U-phase Position Data Retain Bit (PDRU)

This bit is used to retain the input level at pin IDU.

### 12.3.1.2.4 Retain-trigger Polarity Select Bit (PDRT)

This bit is used to select the trigger polarity to retain the position data.

When this bit is set to "0", the rising edge of each positive phase selected.

When this bit is set to "1", the falling edge of each pocitive phase selected.



# 13. Timer S

The Timer S (Input Capture/Output Compare: here after, Timer S is referred to as "IC/OC".) is a high-performance I/O port for time measurement and waveform generation.

The IC/OC has one 16-bit base timer for free-running operation and eight 16-bit registers for time measurement and waveform generation.

Table 13.1 lists functions and channels of the IC/OC.

Table 13.1 IC/OC Functions and Channels

	Function	Description
Tir	ne measurement <sup>(1)</sup>	8 channels
	Digital filter	8 channels
	Trigger input prescaler	2 channels
	Trigger input gate	2 channels
Wa	aveform generation <sup>(1)</sup>	8 channels
	Single-phase waveform output	Available
	Phase-delayed waveform output	Available
	Set/Reset waveform output	Available

### NOTES:

1. The time measurement function and the waveform generating function share a pin.

The time measurement function or waveform generating function can be selected for each channel.

Figure 13.1 shows the block diagram of the IC/OC.





Figure 13.1 IC/OC Block Diagram


Figures 13.2 to 13.10 show registers associated with the IC/OC base timer, the time measurement function, and the waveform generating function.



#### NOTES:

- 1. The G1BT register reflects the value of the base timer, synchronizing with the count source fbt1 cycles.
- 2. This base timer stops only when the BCK1 to BCK0 bits in the G1BCR0 register are set to "002" (count source clock stop). The base timer operates when the BCK1 to BCK0 bits are set to other than "002". When the BTS bit in the G1BCR1 register is set to "0", the base timer is reset continuously, and remaining set to "000016". When the BTS bit is set to "1", this state is cleared and the timer starts counting.


### Base Timer Control Register 0




- - 1. This setting can be used when the UD1 to UD0 bits in the G1BCR1 register are set to "102" (twophase signal processing mode). Do not set the BCK1 to BCK0 bits to "102" in other modes.
  - 2. When the PCLK0 bit in the PCLKR register is set to "0", the count source is f2 cycles. And when the PCLK0 bit is set to set to "1", the count source is f1 cycles.
  - 3. When the RST4 bit is set to "1", set the RST1 bit in the G1BCR1 register to "0".

Figure 13.2 G1BT and G1BCR0 Registers





b0



#### NOTES:

1. The base timer is reset two fBT1 clock cycles after the base timer matches the value set in the G1PO0 register. (See Figure 13.7 for details on the G1PO0 register) When the RST1 bit is set to "1", the value of the G1POj register (j=1 to 7) for the waveform generating function must be set to a value smaller than that of the G1PO0 register.

When the RST1 bit is set to "1", set the RST4 bit in the G1BCR0 register to "0".

Figure 13.3 G1DV Register and G1BCR1 Register






Figure 13.4 G1BTRR Register



#### NOTES:

- 1. When the PCLK0 bit in the PCLKR register is set to "0", the count source is f2 cycles. And when the PCLK0 bit is set to "1", the count source is f1 cycles.
- 2. These bits are in the G1TMCR6 and G1TMCR7 registers. Set all bits 4 to 7 in the G1TMCR0 to G1TMCR5 registers to "0".
- 3. These bits are enabled when the GT bit is set to "1".
- 4. The GOC bit is set to "0" after the gate function is cleared. See Figure 13.7 for details on the G1POk register (k=4 when j=6 and k=5 when j=7).

# Time Measurement Prescale Register j (j=6,7)<sup>(1)</sup>




### NOTES:


- 1. The G1TPR6 to G1TPR7 registers reflect the base timer value, synchronizing with the count source fBT1 cycles.
- 2. The first prescaler, after the PR bit in the G1TMCRj register is changed from "0" (not used) to "1" (used), may be divided by n, rather than n+1. The subsequent prescaler is divided by n+1.

Figure 13.5 G1TMCR0 to G1TMCR7 Registers, and G1TPR6 to G1TPR7 Registers





### Waveform Generation Control Register j (j=0 to 7)



#### NOTES:

- 1. This setting is enabled only for even channels. In SR waveform output mode, values written to the corresponding odd channel (next channel after an even channel) are ignored. Even channels provide waveform output. Odd channels provide no waveform output.
- 2. The inverse output function is the final step in waveform generating process. When the INV bit is set to "1", and "H" signal is provided a default output by setting the IVL bit to "0", and an "L" signal is provided by setting it to "1".
- 3. In the SR waveform output mode, set not only the even channel but also the correspoinding even channel (next channel after the even channel).
- 4. To provide either "H" or "L" signal output set in the IVL bit, set the FSCj bit in the G1FS register to "0" (select waveform generating function) and IFEj bit in the G1FE register to "1" (functions for channel j enabled). Then set the IVL bit to "0" or "1".

Figure 13.6 G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Registers




Figure 13.7 G1PO0 to G1PO7 Registers




Figure 13.8 G1FS and G1FE Registers




Figure 13.9 G1IR Register




Figure 13.10 G1IE0 and G1IE1 Registers

### 13.1 Base Timer

The base timer is a free-running counter that counts an internally generated count source.

**Table 13.2** lists specifications of the base timer. **Table 13.3** shows registers associated with the base timer. **Figure 13.11** shows a block diagram of the base timer. **Figure 13.12** shows an example of the base timer in counter increment mode. **Figure 13.13** shows an example of the base timer in counter increment/decrement mode. **Figure 13.14** shows an example of two-phase pulse signal processing mode.

**Table 13.2 Base Timer Specifications** 

Item	Specification	
Count source(fBT1)	f1 or f2 divided by (n+1), two-phase pulse input divided by (n+1) n: determined by the DIV7 to DIV0 bits in the G1DV register. n=0 to 255 However, no division when n=0	
Counting operation	The base timer increments the counter value The base timer increments/decrements the counter value Two-phase pulse signal processing	
Count start condition	The BTS bit in the G1BCR1 register is set to "1" (base timer starts counting)	
Count stop condition	The BTS bit in the G1BCR1 register is set to "0" (base timer reset)	
Base timer reset condition	<ul><li>(1) The value of the base timer matches the value of the G1BTRR register</li><li>(2) The value of the base timer matches the value of G1PO0 register.</li><li>(3) Apply a low-level signal ("L") to external interrupt pin, INT1 pin</li></ul>	
Value for base timer reset	"000016"	
Interrupt request	The base timer interrupt request is generated:  (1) When the bit 14 or bit 15 in the base timer overflows  (2) The value of the base timer value matches the value of the base timer reset register (See <b>Figure 13.11</b> )	
Read from timer	The G1BT register indicates a counter value while the base timer is running The G1BT register is indeterminate when the base timer is reset	
Write to timer	When a value is written while the base timer is running, the timer counter immediately starts counting from this value. No value can be written while the base timer is reset.	
Selectable function	Counter increment/decrement mode     The base timer starts counting from "000016". After incrementing to     "FFFF16", the timer counter is then decremented back to "000016". The base timer increments the counter value again when the timer counter reaches     "000016". (See Figure 13.13)	
	<ul> <li>Two-phase pulse processing mode         Two-phase pulse signals from P80 and P81 pins are counted (See Figure 13.14)     </li> </ul>	
	P80	
	P81	
	The timer increments a counter on all edges  The timer decrements a counter on all edges	




Figure 13.11 Base Timer Block Diagram

Table 13.3 Base Timer Associated Register Settings (Time Measurement Function, Waveform Generation Function, Communication Function)

Register	Bit	Function
G1BCR0	BCK1 to BCK0	Select a count source
	RST4	Select base timer reset timing
	IT	Select the base timer overflow
G1BCR1	RST2 to RST1	Select base timer reset timing
	BTS	Used to start the base timer
	UD1 to UD0	Select how to count
G1BT	-	Read or write base timer value
G1DV	-	Divide ratio of a count source

Set the following registers to set the RST1 bit to "1" (base timer reset by matching the base timer with the G1PO0 register)

G1POCR0	MOD1 to MOD0	Set to "002" (single-phase waveform output mode)
G1PO0	-	Set reset cycle
G1FS	FSC0	Set to "0" (waveform generating function)
G1FE	IFE0	Set to "1" (channel operation start)






Figure 13.12 Counter Increment Mode




Figure 13.13 Counter Increment/Decrement Mode




Figure 13.14 Base Timer Operation in Two-phase Pulse Signal Processing Mode

### 13.1.1 Base Timer Reset Register(G1BTRR)

The G1BTRR register provides the capability to reset the base timer when the base timer count value matches the value stored in the G1BTRR register. The G1BTRR register is enabled by the RST4 bit in the G1BCR0 register. This function is identical in operation to the G1PO0 base timer reset that is enabled by the RST1 bit in the G1BCR0 register. If the free-running operation is not selected, the channel 0 can be used for a waveform generation when the base timer is reset by the G1BTRR register. Do not enable the RST1 bit and RST4 bit simultaneously.




Figure 13.15 Base Timer Reset operation by Base Timer Reset Register




Figure 13.16 Base Timer Reset operation by G1PO0 register




Figure 13.17 Base Timer Reset operation by INT1



## 13.2 Interrupt Operation

The IC/OC interrupt contains several request causes. **Figure 13.18** shows the IC/OC interrupt block diagram and **Table 13.4** shows the IC/OC interrupt assignation.

When either the base timer reset request or base timer overflow request is generated, the IR bit in the BTIC register corresponding to the IC/OC base timer interrupt is set to "1" (with an interrupt request). Also when an interrupt request in each eight channels (channel i) is generated, the bit i in the G1IR register is set to "1" (with an interrupt request). At this time, if the bit i in the G1IE0 register is "1" (IC/OC interrupt 0 request enabled), the IR bit in the ICOC0IC register corresponding to the IC/OC interrupt 1 request enabled), the IR bit in the ICOC1IC register corresponding to the IC/OC interrupt 1 request enabled), the IR bit in the ICOC1IC register corresponding to the IC/OC interrupt 1 is set to "1" (with an interrupt request).

Additionally, because each bit in the G1IR register is not automatically set to "0" even if the interrupt is acknowledged, set to "0" by program. If these bits are left as "1", all IC/OC channel interrupt causes, which are generated after setting the IR bit to "1", will be disabled.




Figure 13.18 IC/OC Interrupt and DMA request generation

**Table 13.4 Interrupt Assignment** 

Interrupt	Interrupt control register
IC/OC base timer interrupt	BTIC(004716)
IC/OC interrupt 0	ICOC0IC(004516)
IC/OC interrupt 1	ICOC0IC(004616)

# 13.3 DMA Support

Each of the interrupt sources - the eight IC/OC channel interrupts and the one Base Timer interrupt - are capable of generating a DMA request.



### 13.4 Time Measurement Function

In synchronization with an external trigger input, the value of the base timer is stored into the G1TMj register (j=0 to 7). **Table 13.5** shows specifications of the time measurement function. **Table 13.6** shows register settings associated with the time measurement function. **Figures 13.19** and **13.20** display operational timing of the time measurement function. **Figure 13.21** shows operational timing of the prescaler function and the gate function.

**Table 13.5 Time Measurement Function Specifications** 

Item	Specification
Measurement channel	Channels 0 to 7
Selecting trigger input polarity	Rising edge, falling edge, both edges of the INPC1j pin (1)
Measurement start condition	The IFEj bit in the G1FE register should be set to "1" (channels j function enabled) when the FSCj bit (j=0 to 7) in the G1FS register is set to "1" (time measurement function selected).
Measurement stop condition	The IFEj bit should be set to "0" (channel j function disabled)
Time measurement timing	<ul> <li>No prescaler: every time a trigger signal is applied</li> <li>Prescaler (for channel 6 and channel 7):</li> <li>every G1TPRk (k=6,7) register value +1 times a trigger signal is applied</li> </ul>
Interrupt request generation timing	The G1IRi bit (i=0 to 7) in the interrupt request register (See <b>Figure 13.9</b> ) is set to "1" at time measurement timing
INPC1j pin function (1)	Trigger input pin
Selectable function	<ul> <li>Digital filter function The digital filter samples a trigger input signal level every f1, f2 or fBT1 cycles and passes pulse signal matching trigger input signal level three times </li> <li>Prescaler function (for channel 6 and channel 7) Time measurement is executed every G1TPRk register value +1 times a trigger signal is applied </li> <li>Gate function (for channel 6 and channel 7) After time measurement by the first trigger input, trigger input cannot be accepted. However, while the GOC bit in the G1TMCRk register is set to "1" (gate cleared by matching the base timer with the G1POp register (p=4 when k=6, p=5 when k=7)), trigger input can be accepted again by matching the base timer value with the G1POp register setting </li> <li>Digital Debounce function (for channel7)</li> <li>See section 13.6.2 and 17.6 for details</li> </ul>

### NOTES:

1. The INPC10 to INPC17 pins




Table 13.6 Register Settings Associated with the Time Measurement Function

Register	Bit	Function
G1TMCRj	CTS1 to CTS0	Select time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of prescaler
G1FS	FSCj	Set to "1" (time measurement function)
G1FE	IFEj	Set to "1" (channel j function enabled)

j = 0 to 7 k = 6, 7

Bit configurations and function varys with channels used.

Registers associated with the time measurement function must be set after setting registers associated with the base timer.



j=0 to 7

G1IRj bit : Bits in the G1IR register

The above applies to the following condition.

- The CTS1 to CTS0 bits in the G1TMCRj registers are set to "012" (rising edge). The PR bit is set to "0" (no prescaler used) and the GT bit is set to "0" (no gate function used).
- The RTS4, RTS2, and RTS1 bits in the G1BCR0 and G1BCR1 registers are set to "0" (no base timer reset). The UD1 to UD0 bits are set to "002" (counter increment mode).

Set the base timer to "000016" (setting the RST1 bit to "1", and the RST4 and RST2 bits to "0"), when the base timer value matches the G1PO0 register setting. The base timer is set to "000016" after it reaches the G1PO0 register value + 2.

Figure 13.19 Time Measurement Function (1)




Figure 13.20 Time Measurement Function (2)




Figure 13.21 Prescaler Function and Gate Function

### 13.5 Waveform Generating Function

Waveforms are generated when the base timer value matches the G1POj (j=0 to 7) register value.

The waveform generating function has the following three modes :

- Single-phase waveform output mode
- Phase-delayed waveform output mode
- Set/Reset waveform output (SR waveform output) mode

Table 13.7 lists registers associated with the waveform generating function.

Table 13.7 Registers Related to the Waveform Generating Function Settings

Register	Bit	Function
G1POCRj	MOD1 to MOD0	Select output waveform mode
	IVL	Select default value
	RLD	Select G1POj register value reload timing
	INV	Select inverse output
G1POj	-	Select timing to output waveform inverted
G1FS	FSCj	Set to "0" (waveform generating function)
G1FE	IFEj	Set to "1" (enables function on channel j)

j = 0 to 7

Bit configurations and functions vary with channels used.

Registers associated with the waveform generating function must be set after setting registers associated with the base timer.

### 13.5.1 Single-Phase Waveform Output Mode

Output signal level of the OUTC1j pin becomes high("H") when the INV bit in the G1POCRj (j=0 to 7) register is set to "0"(output is not reversed) and the base timer value matches the G1POj (j=0 to 7) register value. The "H" signal switches to a low-level ("L") signal when the base timer reaches "000016". **Table 13.8** lists specifications of single-phase waveform mode. **Figure 13.22** lists an example of single-phase waveform mode operation.

**Table 13.8 Single-phase Waveform Output Mode Specifications** 


Item	Specification
Output waveform	Free-running operation
	(the RST1, RST2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set
	to "0" (no reset))
	Cycle : 65536 fBT1
	Default output level width : m fBT1
	Inverse level width : 65536-m fBT1
	The base timer is cleared to "000016" by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to "1", and RST4 and RST2 bits to "0"), or
	(b) G1BTRR register (enabled by setting RST4 bit to "1", and RST2 and RST1 bits to "0")
	Cycle : <u>n+2</u> fBT1
	Default output level width :m
	Inverse level width n+2-m fbT1
	m : setting value of the G1POj register (j=0 to 7), 000116 to FFFD16
	n : setting value of the G1PO0 register or the G1BTRR register, 000116 to FFFD16
Waveform output start condition	The IFEj bit in the G1FE register is set to "1" (channel j function enabled)
Waveform output stop condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the G1IR register is set to "1" when the base timer value
	matches the G1POj register value (See Figure 13.22)
OUTC1j pin <sup>(1)</sup>	Pulse signal output pin
Selectable function	Default value set function : Set starting waveform output level
	Inverse output function : Waveform output signal is inversed and provided
	from the OUTC1j pin
NOTES:	

### NOTES:

1. The OUTC10 to OUTC17 pins.




(1) Free-running operation (The RST4, RST2, and RST1 bits in the G1BCR0 and G1BCR1 registers are set to "0")



j=0 to 7 m : Setting value of the G1POj register G1IRj bit: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to "0" ("L" output as a default value) and the INV bit is set to "0" (not inversed).
- The UD1 to UD0 bits are set to "002" (counter increment mode).
- (2) The base timer is reset when the base timer matches either following register (a) G1PO0 (enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")



j = 1 to 7

m: Setting value of the G1POj register

n: Setting value of either G1PO0 register or G1BTRR register

G1IRj bit: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to "0" ("L" output as a default value) and the INV bit is set to "0" (not inversed).
- The UD1 to UD0 bits are set to "002" (counter increment mode).

Figure 13.22 Single-phase Waveform Output Mode

### 13.5.2 Phase-Delayed Waveform Output Mode

Output signal level of the OUTC1j pin is inversed every time the base timer value matches the G1POj register value ( j=0 to 7). **Table 13.9** lists specifications of phase-delayed waveform mode. **Figure 13.23** shows an example of phase-delayed waveform mode operation.

**Table 13.9 Phase-delayed Waveform Output Mode Specifications** 


Item	Specification
Output waveform	Free-running operation
	(the RST1, RST2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set
	to "0" (no reset))
	Cycle : 65536 x 2 fBT1
	"H" and "L" width : 65536   fBT1
	• The base timer is cleared to "000016" by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to "1", and RST4 and RST2 bits to "0"), or
	(b) G1BTRR register (enabled by setting RST4 bit to "1", and RST2 and RST1 bits to "0")
	Cycle : 2(n+2)   fBT1
	"H" and "L" width : n+2 fBT1
	n : setting value of either G1PO0 register or G1BTRR register
Waveform output start condition	The IFEj bit in the G1FE register is set to "1" (channel j function enabled)
Waveform output stop condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the interrupt request register is set to "1" when the base timer
	value matches the G1POj register value. (See Figure 13.23)
OUTC1j pin (1)	Pulse signal output pin
Selectable function	Default value set function : Set starting waveform output level
	Inverse output function : Waveform output signal is inversed and provided
	from the OUTC1j pin

### NOTES:

1. The OUTC10 to OUTC17 pins.



(1) Free-running operation (The RST4, RST2, and RST1 bits in the G1BCR0 and G1BCR1 registers are set to "0")




j=0 to 7

m: Setting value of the G1POj register G1IRj bit: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to "0" ("L" output as a default value). The INV bit is set to "0" (not inversed).
- The UD1 to UD0 bits are set to "002" (counter increment mode).
- (2) Base timer is reset when the base timer matches either following register
  - (a) G1PO0 (enabled by setting bit RST1 to "1", and bits RST4 and RST2 to "0"), or
  - (b) G1BTRR (enabled by setting bit RST4 to "1", and bits RST2 and RST1 to "0")



j=1 to 7

 $\ensuremath{\text{m}}$  : Setting value of the G1POj register G1IRj bit: Bits in the G1IR register

n: Setting value of either register G1PO0 or G1BTRR

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to "0" ("L" output as a default value). The INV bit is set to "0" (not inversed).
- The UD1 to UD0 bits are set to "002" (counter increment mode).

Figure 13.23 Phase-delayed Waveform Output Mode

## 13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode

Output signal level of the OUTC1j pin becomes high ("H") when the INV bit in the G1POCRi (i=0 to 7) is set to "0" (output is not reversed) and the base timer value matches the G1POj register value (j=0, 2, 4, 6). The "H" signal switches to a low-level ("L") signal when the base timer value matches the G1POk(k=j+1) register value. **Table 13.10** lists specifications of SR waveform mode. **Figure 13.24** shows an example of the SR waveform mode operation.


Table 13.10 SR Waveform Output Mode Specifications

Item	Specification
Output waveform	Free-running operation
	(the RST1, RTS2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set
	to "0" (no reset))
	Cycle : <u>65536</u> fBT1
	Inverse level width <sup>(1)</sup> : n-m fBT1
	• The base timer is cleared to "000016" by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to "1", and RST4 and RST2 bits to "0")(2), or
	(b) G1BTRR register (enabled by setting RST4 bit to "1", and RST2 and RST1 bits to "0")
	Cycle : p+2 fBT1
	Inverse level width <sup>(1)</sup> : n-m fBT1
	m : setting value of the G1POj register (j=0, 2, 4, 6)
	n : setting value of the G1POk register (k=j+1)
	p : setting value of the G1PO0 register or G1BTRR register
	value range of m, n, p: 000116 to FFFD16
Waveform output start condition (3)	Bits IFEj and IFEk in the G1FE register is set to "1" (channel j function enabled)
Waveform output stop condition	Bits IFEj and IFEk are set to "0" (channel j function disabled)
Interrupt request	The G1IRj bit in the G1IR register is set to "1" when the base timer value
	matches the G1POj register value.
	The G1IRk bit in the interrupt request register is set to "1 " when the base
	timer value matches the G1POk register value (See Figure 13.24)
OUTC1j pin (3)	Pulse signal output pin
Selectable function	Default value set function : Set starting waveform output level
	• Inverse output function : Waveform output signal is inversed and provided from the OUTC1j pin

- 1. The odd channel's waveform generating register must have greater value than the even channel's.
- 2. When the G1PO0 register resets the base timer, the channel 0 and channel 1 SR waveform generating functions are not available.
- 3. The OUTC10, OUTC12, OUTC14, OUTC16 pins.




Free-running operation
 (Bits RST2 and RST1 in the G1BCR0 register and the RST4 bit in the G1BCR1 register are set to 0)



 $j=0, 2, 4, 6 \quad k=j+1$  m : Setting value of the G1POj register n: Setting value of the G1POk register G1IRj, G1IRk bits: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to 0 (L output as a default value). The INV bit is set to 0 (not inversed).
- Bits UD1 and UD0 are set to 002 (counter increment mode).
- (2) Base timer is reset when the base timer matches either following register
  - (a) G1PO0 (enabled by setting bit RST1 to 1, and bits RST4 and RST2 to 0), or
  - (b) G1BTRR (enabled by setting bit RST4 to 1, and bits RST2 and RST1 to 0)



j=2, 4, 6 k=j+1

m : Setting value of the G1POj register n: Setting value of the G1POk register p: Setting value of either register G1PO0 or G1BTRR

G1IRj, G1IRk bits: Bits in the G1IR register

The above applies under the following conditions.

- The IVL bit in the G1POCRj register is set to 0 (L output as a default value). The INV bit is set to 0 (not inversed).
- Bits UD1 and UD0 are set to 002 (counter increment mode).

Figure 13.24 Set/Reset Waveform Output Mode



## 13.6 I/O Port Function Select

The value in the G1FE and G1FS registers decides which IC/OC pin to be an input or output pin. In SR waveform generating mode, two channels, a set of even channel and odd channel, are used every output waveform, however, the waveform is output from an even channel only. In this case, the corresponding pin to the odd channel can be used as an I/O port.

Table 13.11 Pin setting for Time Measurement and Waveform Generating Functions

Pin	IFE	FSC	MOD1	MOD0	Port Direction	Port Data
P27/INPC17/	0	Х	Х	Х	Determined by PD27	P27
OUTC17	1	1	Х	Х	Determined by PD27, Input to INPC17 is always active	P27 or INPC17
	1	0	0	0	Single-phase Waveform Output	OUTC17
	1	0	0	1	Determined by PD27, SR Waveform Output mode	P27
	1	0	1	0	Phase-delayed Waveform Output	OUTC17
P26/INPC16/	0	Х	Х	Х	Determined by PD26	P26
OUTC16	1	1	Х	Х	Determined by PD26, Input to INPC16 is always active	P26 or INPC16
	1	0	0	0	Single-phase Waveform Output	OUTC16
	1	0	0	1	SR Waveform Output	OUTC16
	1	0	1	0	Phase-delayed Waveform Output	OUTC16
P25/INPC15/	0	Х	Х	Х	Determined by PD25	P2 <sub>5</sub>
OUTC15	1	1	Х	Х	Determined by PD25, Input to INPC15 is always active	P25 or INPC15
	1	0	0	0	Single-phase Waveform Output	OUTC15
	1	0	0	1	Determined by PD25, SR Waveform Output mode	P2 <sub>5</sub>
	1	0	1	0	Phase-delayed Waveform Output	OUTC15
P24/INPC14/	0	Х	Х	Х	Determined by PD24	P2 <sub>4</sub>
OUTC14	1	1	Х	Х	Determined by PD24, Input to INPC14 is always active	P24 or INPC14
	1	0	0	0	Single-phase Waveform Output	OUTC14
	1	0	0	1	SR Waveform Output	OUTC14
	1	0	1	0	Phase-delayed Waveform Output	OUTC14
P23/INPC13/	0	Х	Х	Х	Determined by PD23	P2 <sub>3</sub>
OUTC13	1	1	Х	Х	Determined by PD23, Input to INPC13 is always active	P23 or INPC13
	1	0	0	0	Single-phase Waveform Output	OUTC13
	1	0	0	1	Determined by PD23, SR Waveform Output mode	P2 <sub>3</sub>
	1	0	1	0	Phase-delayed Waveform Output	OUTC13
P22/INPC12/	0	Х	Х	Х	Determined by PD22	P2 <sub>2</sub>
OUTC12	1	1	Х	Х	Determined by PD22, Input to INPC12 is always active	P22 or INPC12
	1	0	0	0	Single-phase Waveform Output	OUTC12
	1	0	0	1	SR Waveform Output	OUTC12
	1	0	1	0	Phase-delayed Waveform Output	OUTC12
P21/INPC11/	0	Х	Х	Х	Determined by PD2 <sub>1</sub>	P2 <sub>1</sub>
OUTC11	1	1	Х	Х	Determined by PD21, Input to INPC11 is always active	P21 or INPC11
	1	0	0	0	Single-phase Waveform Output	OUTC1 <sub>1</sub>
	1	0	0	1	Determined by PD2 <sub>1</sub> , SR Waveform Output mode	P2 <sub>1</sub>
	1	0	1	0	Phase-delayed Waveform Output	OUTC1 <sub>1</sub>
P2o/INPC1o/	0	Х	Х	Х	Determined by PD2 <sub>0</sub>	P2 <sub>0</sub>
OUTC10	1	1	Х	X Determined by PD2 <sub>0</sub> , Input to INPC1 <sub>0</sub> is always activ		P20 or INPC10
	1	0	0	0	Single-phase Waveform Output	OUTC10
	1	0	0	1	SR Waveform Output	OUTC10
	1	0	1	0	Phase-delayed Waveform Output	OUTC10

IFE: IFEj (j=0 to 7) bits in the G1FE register.

FSC: FSCj (j=0 to 7) bits in the G1FS register.

MOD2 to MOD1: Bits in the G1POCRj (j=0 to 7) register.



## 13.6.1 INPC17 Alternate Input Pin Selection

The input capture pin for IC/OC channel 7 can be assigned to one of two package pins. The CH7INSEL bit in the G1BCR0 register selects IC/OC INPC17 from P27/OUTC17/INPC17 or P17/INT5/INPC17/IDU.

## 13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17

The INT5/INPC17 input from the P17/INT5/INPC17/IDU pin has an effective digital debounce function against a noise rejection. Refer to **17.6 Digital Debounce function** for this detail.



# 14. Serial I/O

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

## 14.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

**Figure 14.1** shows the block diagram of UARTi. **Figures 14.2** and **14.3** shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I<sup>2</sup>C bus mode) : UART2
- Special mode 2 : UART2
- Special mode 3 (Bus collision detection function, IEBus mode): UART2
- Special mode 4 (SIM mode): UART2

Figures 14.4 to 14.9 show the UARTi-related registers.

Refer to tables listing each mode for register setting.




Figure 14.1 Block Diagram of UARTi (i = 0 to 2)




Figure 14.2 Block Diagram of UARTi (i = 0, 1) transmit/receive unit




Figure 14.3 Block Diagram of UART2 Transmit/Receive Unit





Figure 14.4 U0TB to U2TB, U0RB to U2RB, U0BRG to U2BRG Registers

RW



#### NOTES:

1. Set the corresponding port direction bit for each CLK2 pin to "0" (input mode).

IOPOL

2. To receive data, set the corresponding port direction bit for each RxD2 pin to "0" (input mode).

TxD, RxD I/O polarity


3. Set the corresponding port direction bit for SCL 2 and SDA2 pins to "0" (input mode).

reverse bit

Figure 14.5 U0MR to U2MR Registers

0: No reverse

1: Reverse




- 1. Set the corresponding port direction bit for each CTSi pin to "0" (input mode).
  2. Effective when the SMD2 to SMD0 bits in the UMR register to "0012" (clock synchronous serial I/O mode) or "0102" (UART mode) transfer data 8 bits long). Set the UFORM bit to "1" when the SMD2 to SMD0 bits are set to "1012" (I2C bus mode) and "0" when they are set to "1002" (UART mode transfer data 7 bits long) or "1102" (UART mode transfer data 9 bits long).

  3. CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register is set to "0" (only CLK1 output) and the RCSP bit in the
- UCON register is set to "0" (CTS<sub>0</sub>/RTS<sub>0</sub> not separated).
- SDA2 and SCL2 are effective when i = 2.
- 5. When the SMD2 to SMD0 bits in UiMR regiser are set to "0002" (serial I/O disable), do not set NCH bit to "1" (TxDi/SDA2 and SCL2 pins are N-channel open-drain output).

  6. When the U1MAP bit in PACR register is "1" (P7 3 to P70), CTS/RTS pin in UART1 is assigned to P7 0.
- 7. When the CLK1 and CLK0 bit settings are changed, set the UiBRG register.


## UART Transmit/receive Control Register 2



- 1. To use more than one transfer clock output pins, set the CKDIR bit in the U1MR register to "0" (internal clock).
- 2. When the U1MAP bit in PACR register is set to "1" (P73 to P70), CTS0 is supplied from the P70 pin.

Figure 14.6 U0C0 to U2C0 and UCON Registers





NOTES: 1. Set the I

 Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to "1"(write enable).

UART1 pin remapping bit

UART1 pins assigned to

0: P67 to P64 1: P73 to P70 RW

Figure 14.7 U0C1 to U2C1 Register, and PACR Register

U1MAP





Figure 14.8 U2SMR and U2SMR2 Registers

#### UART2 Special Mode Register 3 Symbol Address After Reset U2SMR3 037516 000X0X0X2 Rit Bit Name **Function** RW Symbol Nothing is assigned. (b0) When write, set "0". When read, its content is indeterminate **CKPH** Clock phase set bit 0: Without clock delay RW 1: With clock delay Nothing is assigned. (b2) When write, set "0". When read, its content is indeterminate. NODC Clock output select bit 0 : CLKi is CMOS output RW 1 : CLKi is N-channel open drain output Nothing is assigned. (h4) When write, set "0". When read, its content is indeterminate. DL0 b7 b6 b5 SDA digital delay RW 0 0 0: Without delay setup bit (1, 2) 0 0 1:1 to 2 cycle(s) of UiBRG count source 0 1 0:2 to 3 cycles of UiBRG count source DL1 1 1:3 to 4 cycles of UiBRG count source RW 1 0 0:4 to 5 cycles of UiBRG count source 1 0 1:5 to 6 cycles of UiBRG count source DL2 1 0:6 to 7 cycles of UiBRG count source RW 1 1 1:7 to 8 cycles of UiBRG count source

#### NOTES:

- 1. The DL2 to DL0 bits are used to generate a delay in SDAi output by digital means during I2C bus mode. In other than I<sup>2</sup>C bus mode, set these bits to "0002" ( UART mode transfer data 9 bits long).
- 2. The amount of delay varies with the load on SCL2 and SDA2 pins. Also, when using an external clock, the amount of delay increases by about 100 ns.

#### **UART2 Special Mode Register 4**



1. Set to "0" when each condition is generated.

Figure 14.9 U2SMR3 and U2SMR4 Registers

## 14.1.1 Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 14.1 lists the specifications of the clock synchronous serial I/O mode. Table 14.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 14.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The CKDIR bit in the UiMR(i=0 to 2) register is set to "0" (internal clock) : fj/ (2(n+1)) fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16 • CKDIR bit is set to "1" (external clock) : Input from CLKi pin
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	Before transmission can start, the following requirements must be met (1)
Transmission start sommation	- The TE bit in the UiC1 register is set to "1" (transmission enabled)
	- The TI bit in the UiC1 register is set to "0" (data present in UiTB register)
	- If CTS function is selected, input on the CTSi pin is set to "L"
Reception start condition	Before reception can start, the following requirements must be met (1)
Treespherr start serialien	- The RE bit in the UiC1 register is set to "1" (reception enabled)
	- The TE bit in the UiC1 register is set to "1" (transmission enabled)
	- The TI bit in the UiC1 register is set to "0" (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	- The UilRS bit (3) is set to "0" (transmit buffer empty): when transferring data from the
generation timing	UiTB register to the UARTi transmit register (at start of transmission)
	- The UilRS bit is set to "1" (transfer completed): when the serial I/O finished sending
	data from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit in the the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected  • Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic (UART2)
	This function reverses the logic value of the transmit/receive data
	Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	CTSo and RTSo are input/output from separate pins
	UART1 pin remapping selection
	The UART1 pin can be selected from the P67 to P64 or P73 to P70

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.
- 3. The U0IRS and U1IRS bits respectively are the bits 0 and 1 in the UCON register; the U2IRS bit is bit 4 in the U2C1 register.



Table 14.2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
UiTB <sup>(3)</sup>	0 to 7	Set transmission data
UiRB <sup>(3)</sup> 0 to 7		Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR <sup>(3)</sup>	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL(i=2) (4)	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (1)	Select the source of UART2 transmit interrupt
	U2RRM <sup>(1)</sup>	Set this bit to "1" to use UART2 continuous receive mode
	U2LCH (3)	Set this bit to "1" to use UART2 inverted data logic
	U2ERE (3)	Set to "0"
U2SMR	0 to 7	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 is set to 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin
	7	Set to "0"

- 1. Set the bit 4 and bit 5 in the U0C1 and U1C1 register to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.
- 3. Set the bit 6 and bit 7 in the U0C1 and U1C1 register to "0".
- 4. Set the bit 7 in the U0MR and U1MR register to "0".

i=0 to 2



Table 14.3 lists pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 14.4 lists the P64 pin functions during clock synchronous serial I/O mode.

Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 14.3 Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)<sup>(1)</sup>

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Set the PD6_2 bit and PD6_6 bit in the PD6 register, and PD7_1 bit in the PD7 register to "0"(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	Set the CKDIR bit in the UiMR register to "0"
(P61, P65, P72)	Transfer clock input	Set the CKDIR bit in the UiMR register to "1" Set the PD6_1 bit and PD6_5 bit in the PD6 register, and the PD7_2 bit in the PD7 register to "0"
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "0" Set the PD6_0 bit and PD6_4 bit in the PD6 register is set to "0", the PD7_3 bit in the PD7 register to "0"
	RTS output	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "1"
	I/O port	Set the CRD bit in the UiC0 register to "1"

#### NOTES:

1: When the U1MAP bit in PACR register is "1" (P73 to P70), UART1 pin is assgined to P73 to P70.

Table 14.4 P64 Pin Functions<sup>(1)</sup>

Pin function	Bit set value					
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS <sub>1</sub>	0	0	0	0		0
RTS <sub>1</sub>	0	1	0	0		_
CTS <sub>0</sub> (2)	0	0	1	0		0
CLKS <sub>1</sub>				1(3)	1	

- 1. When the U1MAP bit in PACR register is "1" (P73 to P70), this table lists the P70 functions.
- 2. In addition to this, set the CRD bit in the U0C0 register to "0" (CT00/RT00 enabled) and the
- CRS bit in the U0C0 register to "1" (RTSo selected).

  3. When the CLKMD1 bit is set to "1" and the CLKMD0 bit is set to "0", the following logiclevels are output:
  - High if the CLKPOL bit in the U1C0 register is set to "0"
  - Low if the CLKPOL bit in the U1C0 register is set to "1"






Figure 14.10 Typical transmit/receive timings in clock synchronous serial I/O mode

#### 14.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- •Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register to "0002" (Serial I/O disabled)
- (3) Set the SMD2 to SMD0 bits in the UiMR register to "0012" (Clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to "1" (reception enabled)
- •Resetting the UiTB register (i=0 to 2)
- (1) Set the SMD2 to SMD0 bits in the UiMR register to "0002" (Serial I/O disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register to "0012" (Clock synchronous serial I/O mode)
- (3) "1" is written to TE bit in the UiC1 register (reception enabled), regardless to the TE bit.



#### 14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i=0 to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.




Figure 14.11 Polarity of transfer clock

#### 14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i=0 to 2) to select the transfer format. **Figure 14.12** shows the transfer format.




Figure 14.12 Transfer format

#### 14.1.1.4 Continuous receive mode

When the UiRRM bit (i=0 to 2) is set to "1" (continuous receive mode), the TI bit in the UiC1 register is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit is set to "1", do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

#### 14.1.1.5 Serial data logic switch function (UART2)

When the U2LCH bit in the U2C1 register is set to "1" (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 14.13 shows serial data logic.




Figure 14.13 Serial data logic switch timing

## 14.1.1.6 Transfer clock output from multiple pins function (UART1)

The CLKMD1 to CLKMD0 bits in the UCON register can choose one from two transfer clock output pins. (See Figure 14.14)This function is valid when the internal clock is selected for UART1.




Figure 14.14 Transfer Clock Output From Multiple Pins



## 14.1.1.7 CTS/RTS separate function (UART0)

This function separates  $\overline{\text{CTS0/RTS0}}$ , outputs  $\overline{\text{RTS0}}$  from the P60 pin, and accepts as input the  $\overline{\text{CTS0}}$  from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to "0" (enables UART0 CTS/RTS)
- The CRS bit in the U0C0 register is set to "1" (outputs UART0 RTS)
- The CRD bit in the U1C0 register is set to "0" (enables UART1 CTS/RTS)
- The CRS bit in the U1C0 register is set to "0" (inputs UART1 CTS)
- The RCSP bit in the UCON register is set to "1" (inputs CTSo from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to "0" (CLKS1 not used)

  Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.




Figure 14.15 CTS/RTS separate function usage

## 14.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. **Table 14.5** lists the specifications of the UART mode.

**Table 14.5 UART Mode Specifications** 

Item	Specification
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: Selectable from odd, even, or none
	Stop bit: Selectable from 1 or 2 bits
Transfer clock	• The CKDIR bit in the UiMR(i=0 to 2) register is set to "0" (internal clock) : fj/ (16(n+1))
	fj = f1SiO, f2SiO, f8SiO, f32SiO. n: Setting value of UiBRG register 0016 to FF16
	CKDIR bit is set to "1" (external clock ) : fEXT/16(n+1)
	fEXT: Input from CLKi pin. n:Setting value of UiBRG register 0016 to FF16
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	Before transmission can start, the following requirements must be met
	- The TE bit in the UiC1 register is set to 1 (transmission enabled)
	- The TI bit in the UiC1 register is set to "0" (data present in UiTB register)
	- If CTS function is selected, input on the CTSi pin is set to "L"
Reception start condition	Before reception can start, the following requirements must be met
•	- The RE bit in the UiC1 register is set to "1" (reception enabled)
	- Start bit detection
	For transmission, one of the following conditions can be selected
Interrupt request	– The UiIRS bit <sup>(2)</sup> is set to "0" (transmit buffer empty): when transferring data from the
Interrupt request	UiTB register to the UARTi transmit register (at start of transmission)
generation timing	- The UiIRS bit is set to"1" (transfer completed): when the serial I/O finished sending
	data from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (1)
Life detection	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the bit one before the last stop bit in the the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	• Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered
Select function	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Serial data logic switch (UART2)
	This function reverses the logic of the transmit/receive data. The start and stop bits
	are not reversed.
	TxD, RxD I/O polarity switch (UART2)
	This function reverses the polarities of hte TxD pin output and RxD pin input. The
	logic levels of all I/O data is reversed.
	Separate CTS/RTS pins (UART0)
	CTSo and RTSo are input/output from separate pins
	UART1 pin remapping selection
	The UART1 pin can be selected from the P67 to P64 or P73 to P70

- 1. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.
- 2. The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



Table 14.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmission data (1)
UiRB	0 to 8	Reception data can be read <sup>(1)</sup>
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a transfer rate
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long
		Set these bits to '1012' when transfer data is 8 bits long
		Set these bits to '1102' when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
	IOPOL(i=2) (4)	Select the TxD/RxD input/output polarity
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode
	CKPOL	Set to "0"
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this
		bit to "0" when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (2)	Select the source of UART2 transmit interrupt
	U2RRM <sup>(2)</sup>	Set to "0"
	UiLCH (3)	Set this bit to "1" to use UART2 inverted data logic
	UiERE (3)	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 is set to "0"
	CLKMD1	Set to "0"
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin
	7	Set to "0"

- 1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. Set the bit 4 to bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.
- 3. Set the bit 6 to bit 7 in the U0C1 and U1C1 registers to "0".
- 4. Set the bit 7 in the U0MR and U1MR registers to "0".

i=0 to 2



**Table 14.7** lists the functions of the input/output pins in UART mode. **Table 14.8** lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 14.7 I/O Pin Functions in UART mode<sup>(1)</sup>

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs "H" when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6_2 bit, PD6_6 bit in the PD6 register and the PD7_1 bit in the PD7 register (Can be used as an input port when performing transmission only)
CLKi	Input/output port	Set the CKDIR bit in the UiMR register to "0"
(P61, P65, P72)	Transfer clock input	Set the CKDIR bit in the UiMR register to "1" Set the PD6_1 bit and PD6_5 bit in the PD6 register to "0", PD7_2 bit in the PD7 register to "0"
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "0" Set the PD6_0 bit and PD6_4 bit in the PD6 register to "0", the PD7_3 bit in the PD7 register "0"
	RTS output	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "1"
	Input/output port	Set the CRD bit in the UiC0 register "1"

#### NOTES:

Table 14.8 P64 Pin Functions in UART mode (1)

Pin function	Bit set value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS <sub>1</sub>	0	0	0	0	0
RTS <sub>1</sub>	0	1	0	0	
CTS <sub>0</sub> (2)	0	0	1	0	0

- 1. When the U1MAP bit in PACR register is "1" (P73 to P70), this table lists the P70 functions.
- 2. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).



<sup>1.</sup> When the U1MAP bit in PACR register is set to "1" (P73 to P70), UART1 pin is assgined to P73 to P70.




Figure 14.16 Typical transmit timing in UART mode (UART0, UART1)




Figure 14.17 Receive Operation

#### 14.1.2.1 Bit Rates

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. **Table 14.9** lists example of bit rate and settings.

**Table 14.9 Example of Bit Rates and Settings** 

Bit Rate	Count Source	Peripheral Function	Peripheral Function Clock : 16MHz		Clock : 20MHz
(bps)	of BRG	Set Value of BRG : n	Actual Time (bps)	Set Value of BRG : n	Actual Time (bps)
1200	f8	103(67h)	1202	129(81h)	1202
2400	f8	51(33h)	2404	64(40h)	2404
4800	f8	25(19h)	4808	32(20h)	4735
9600	f1	103(67h)	9615	129(81h)	9615
14400	f1	68(44h)	14493	86(56h)	14368
19200	f1	51(33h)	19231	64(40h)	19231
28800	f1	34(22h)	28571	42(2Ah)	29070
31250	f1	31(1Fh)	31250	39(27h)	31250
38400	f1	25(19h)	38462	32(20h)	37879
51200	f1	19(13h)	50000	24(18h)	50000

#### 14.1.2.2 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedure below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the RE bit in the UiC1 register to "1" (reception enabled)
- Resetting the UiTB register (i=0 to 2)
- (1) Set the SMD2 to SMD0 bits in UiMR register "0002" (Serial I/O disabled)
- (2) Set the SMD2 to SMD0 bits in UiMR register "0012", "1012", "1102"
- (3) "1" is written to TE bit in the UiC1 register (reception enabled), regardless of the TE bit

#### 14.1.2.3 LSB First/MSB First Select Function

As shown in **Figure 14.18**, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.




Figure 14.18 Transfer Format

## 14.1.2.4 Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.19** shows serial data logic.




Figure 14.19 Serial Data Logic Switching

#### 14.1.2.5 TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverses the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. **Figure 14.20** shows the TxD pin output and RxD pin input polarity inverse.




Figure 14.20 TxD and RxD I/O Polarity Inverse

#### 14.1.2.6 CTS/RTS Separate Function (UART0)

This function separates  $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ , outputs  $\overline{\text{RTS}}_0$  from the P60 pin, and accepts as input the  $\overline{\text{CTS}}_0$  from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to "0" (enables UART0 CTS/RTS)
- The CRS bit in the U0C0 register is set to "1" (outputs UART0 RTS)
- The CRD bit in the U1C0 register is set to "0" (enables UART1 CTS/RTS)
- The CRS bit in the U1C0 register is set to "0" (inputs UART1 CTS)
- The RCSP bit in the UCON register is set to "1" (inputs CTSo from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to "0" (CLKS1 not used)

Note that when using the  $\overline{\text{CTS}/\text{RTS}}$  separate function, UART1  $\overline{\text{CTS}/\text{RTS}}$  separate function cannot be used.




Figure 14.21 CTS/RTS Separate Function

## 14.1.3 Special Mode 1 (I<sup>2</sup>C bus mode)(UART2)

I<sup>2</sup>C bus mode is provided for use as a simplified I<sup>2</sup>C interface compatible mode. **Table 14.10** lists the specifications of the I<sup>2</sup>C bus mode. **Tables 14.11** and **14.12** list the registers used in the I<sup>2</sup>C bus mode and the register values set. **Table 14.13** lists the I<sup>2</sup>C bus mode functions. **Figure 14.22** shows the block diagram for I<sup>2</sup>C bus mode. **Figure 14.23** shows SCL<sub>2</sub> timing.

As shown in **Table 14.13**, the microcomputer is placed in I<sup>2</sup>C bus mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDA2 transmit output has a delay circuit attached, SDA output does not change state until SCL2 goes low and remains stably low.

Table 14.10 I<sup>2</sup>C bus Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	During master
	the CKDIR bit in the U2MR register is set to "0" (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in the U2BRG register 0016 to FF16
	During slave
	CKDIR bit is set to "1" (external clock ): Input from SCL2 pin
Transmission start condition	Before transmission can start, the following requirements must be met (1)
	- The TE bit in the U2C1 register is set to "1" (transmission enabled)
	<ul> <li>The TI bit in the U2C1 register is set to "0" (data present in U2TB register)</li> </ul>
Reception start condition	Before reception can start, the following requirements must be met (1)
	<ul> <li>The RE bit in the U2C1 register is set to "1" (reception enabled)</li> </ul>
	<ul> <li>The TE bit in the U2C1 register is set to "1" (transmission enabled)</li> </ul>
	- The TI bit in the U2C1 register is set to "0" (data present in the UiTB register)
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge
generation timing	detected
Error detection	Overrun error (2)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the 8th bit in the the next data
Select function	Arbitration lost
	Timing at which the ABT bit in the U2RB register is updated can be selected
	SDA digital delay
	No digital delay or a delay of 2 to 8 U2BRG count source clock cycles selectable
	Clock phase setting
	With or without clock delay selectable

- 1. When an external clock is selected, the conditions must be met while the external clock is in the high state.
- 2. If an overrun error occurs, bits 8 to 0 in U2RB register are undefined. The IR bit in the U2RIC register remains unchanged.






Figure 14.22 I<sup>2</sup>C bus Mode Block Diagram

Table 14.11 Registers to Be Used and Settings in I<sup>2</sup>C bus mode (1) (Continued)

Register	Bit	Function			
		Master Slave			
U2TB	0 to 7	Set transmission data	Set transmission data		
U2RB <sup>(1)</sup>	0 to 7	Reception data can be read	Reception data can be read		
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit		
	ABT	Arbitration lost detection flag	Invalid		
	OER	Overrun error flag	Overrun error flag		
U2BRG	0 to 7	Set a transfer rate	Invalid		
U2MR <sup>(1)</sup>	SMD2 to SMD0	Set to '0102'	Set to '0102'		
	CKDIR	Set to "0"	Set to "1"		
	IOPOL	Set to "0"	Set to "0"		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register	Invalid		
	CRS	Invalid because CRD = 1	Invalid because CRD = 1		
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag		
	CRD	Set to "1"	Set to "1"		
	NCH	Set to "1"	Set to "1"		
	CKPOL	Set to "0"	Set to "0"		
	UFORM	Set to "1"	Set to "1"		
U2C1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception		
	RI	Reception complete flag	Reception complete flag		
	U2IRS	Invalid	Invalid		
	U2RRM, U2LCH, U2ERE	Set to "0"	Set to "0"		
U2SMR	IICM	Set to "1"	Set to "1"		
	ABC	Select the timing at which arbitration-lost is detected	Invalid		
	BBS	Bus busy flag	Bus busy flag		
	3 to 7	Set to "0"	Set to "0"		
U2SMR2	IICM2	Refer to Table 14.13	Refer to Table 14.13		
	CSC	Set this bit to "1" to enable clock synchronization	Set to "0"		
	SWC	Set this bit to "1" to have SCL2 output	Set this bit to "1" to have SCL2 output		
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th		
		bit of clock	bit of clock		
	ALS	Set this bit to "1" to have SDA2 output stopped when arbitration-lost is detected	Set to "0"		
	STAC	Set to "0"	Set this bit to "1" to initialize UART2 at start condition detection		
	SWC2	Set this bit to "1" to have SCL2 output forcibly pulled low	Set this bit to "1" to have SCL2 output forcibly pulled low		
	SDHI	Set this bit to "1" to disable SDA2 output	Set this bit to "1" to disable SDA2 output		
	7	Set to "0"	Set to "0"		
U2SMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"		
	CKPH	Refer to <b>Table 14.13</b>	Refer to Table 14.13		
	DL2 to DL0	Set the amount of SDA2 digital delay	Set the amount of SDA2 digital delay		

1. Not all bits in the register are described above. Set those bits to "0" when writing to the registers in I<sup>2</sup>C bus mode.



Table 14.12 Registers to Be Used and Settings in I<sup>2</sup>C bus Mode (2) (Continued)

Register	Bit	Function		
		Master	Slave	
U2SMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCL2 output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCL2 to "L"	
			hold at the falling edge of the 9th bit of	
			clock	

<sup>1:</sup> Not all bits in the register are described above. Set those bits to "0" when writing to the registers in I<sup>2</sup>C bus mode.

Table 14.13 I<sup>2</sup>C bus Mode Functions

Function	Clock synchronous serial I/O	I <sup>2</sup> C bus mode (SMD2 to SMD0 = 0102, IICM = 1)				
	mode (SMD2 to SMD0 = 0012, IICM = 0)	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/ receive interrupt)		
		CKPH = 0	CKPH = 1	CKPH = 0	CKPH = 1	
		(No clock delay)	, ,,		(Clock delay)	
Factor of interrupt number 10 <sup>(1)</sup> (Refer to <b>Fig.14.23</b> )	Start condition detection or stop condition detection (Refer to <b>Table 14.14</b> )					
Factor of interrupt number 15 <sup>(1)</sup> (Refer to <b>Fig.14.23</b> )	UART2 transmission Transmission started or completed (selected by U2IRS)	No acknowledgr detection (NACk Rising edge of S	()	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to the 9th bit	
Factor of interrupt number 16 <sup>(1)</sup> (Refer to <b>Fig.14.23</b> )	UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgmen (ACK) Rising edge of S		UART2 transmission Falling edge of SCL	Γ2 transmission g edge of SCL2 9th bit	
Timing for transferring data from the UART reception shift register to the U2RB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	SCL2 9th bit	Falling edge of SCL2 9th bit	Falling and rising edges of SCL2 9th bit	
UART2 transmission output delay	Not delayed	Delayed				
Functions of P70 pin	TxD2 output	SDA2 input/output				
Functions of P71 pin	RxD2 input	SCL2 input/output				
Functions of P72 pin	CLK2 input or output selected	——— (Cannot be used in I <sup>2</sup> C bus mode)				
Noise filter width	15 ns	200 ns				
Read RxD2 and SCL2 pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set				
Initial value of TxD2 and SDA2 outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I <sup>2</sup> C bus mode <sup>(2)</sup>				
Initial and end values of SCL2		Н	L	Н	L	
DMA1 factor (Refer to <b>Fig. 14.23</b> )	UART2 reception	Acknowledgment detection (ACK)		UART2 reception Falling edge of SCL2 9th bit		
Store received data	1st to 8th bits are stored in the bit 7 to bit 0 in the U2RB register	1st to 8th bits are stored in the bit 7 to bit 0 in the U2RB register		1st to 7th bits are stored into the bit 6 to bit 0 in the U2RB register, with 8th bit stored in the bit 8 in the U2RB register		
					1st to 8th bits are stored in U2RB register bit 7 to bit 0	
Read received data	U2RB register status is read directly as is				Read U2RB register Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as	

- 1. If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "Notes on interrupts" in Precautions.)
  If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to "0" (interrupt not requested) after changing those bits
  SMD2—the SMD0 bits in the U2MR register, the IICM bit in the U2SMR register,
  - the IICM2 bit in the U2SMR2 register, the CKPH bit in the U2SMR3 register
- 2. Set the initial value of SDA2 output while the SMD2 to SMD0 bits in the U2MR register is set to "0002" (serial I/O disabled).
- 3. Second data transfer to U2RB register (Rising edge of SCL2 9th bit)
- 4. First data transfer to U2RB register (Falling edge of SCL2 9th bit)






Figure 14.23 Transfer to U2RB Register and Interrupt Timing

## 14.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the U2SMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 14.24 Detection of Start and Stop Condition

## 14.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to "1" (start).

A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to "1" (start).

A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to "1" (start).

The output procedure is described below.

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
- (2) Set the STSPSEL bit in the U2SMR4 register to "1" (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in **Table 14.14** and **Figure 14.25**.



**Table 14.14 STSPSEL Bit Functions** 

Function	STSPSEL = 0	STSPSEL = 1
Output of SCL2 and SDA2 pins	Output transfer clock and data/	The STAREQ, RSTAREQ and
	Program with a port determines	STPREQ bit determine how the
	how the start condition or stop	start condition or stop condition is
	condition is output	output
Start/stop condition interrupt	Start/stop condition are detec-	Start/stop condition generation
request generation timing	ted	are completed




Figure 14.25 STSPSEL Bit Functions

## 14.1.3.3 Arbitration

Unmatching of the transmit data and SDA2 pin input data is checked synchronously with the rising edge of SCL2. Use the ABC bit in the U2SMR register to select the timing at which the ABT bit in the U2RB register is updated. If the ABC bit is set to "0" (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the U2SMR2 register to "1" (SDA2 output stop enabled) causes arbitration-lost to occur, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

#### 14.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 14.25.

The CSC bit in the U2SMR2 register is used to synchronize the internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low, at which time the U2BRG register value is reloaded with and starts counting in the low-level interval. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops, and when the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is comprised of the logical product of the internal SCL2 and SCL2 pin signal. The transfer clock works from a half period before the falling edge of the internal SCL2 1st bit to the rising edge of the 9<sup>th</sup> bit. To use this function, select an internal clock for the transfer clock. The SWC bit in the U2SMR2 register allows to select whether the SCL2 pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to "1" (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register is set to "1" (0 output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal.

If the SWC9 bit in the U2SMR4 register is set to "1" (SCL2 hold low enabled) when the CKPH bit in the U2SMR3 register is set to "1", the SCL2 pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit to "0" (SCL2 hold low disabled) frees the SCL2 pin from low-level output.

### 14.1.3.5 SDA Output

The data written to the bit 7 to bit 0 (D7 to D0) in the U2TB register is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDA2 transmit output can only be set when IICM is set to "1" (I<sup>2</sup>C bus mode) and the SMD2 to SMD0 bits in the U2MR register is set to "0002" (serial I/O disabled).

The DL2 to DL0 bits in the U2SMR3 register allow to add no delays or a delay of 2 to 8 U2BRG count source clock cycles to SDA2 output.

Setting the SDHI bit in the U2SMR2 register to "1" (SDA2 output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

#### 14.1.3.6 SDA Input

When the IICM2 bit is set to "0", the 1st to 8th bits (D7 to D0) in the received data are stored in the bit 7 to bit 0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to "1", the 1st to 7th bits (D7 to D1) in the received data are stored in the bit 6 to bit 0 in the U2RB register and the 8th bit (D0) is stored in the bit 8 in the U2RB register. Even when the IICM2 bit is set to "1", providing the CKPH bit is set to "1", the same data as when the IICM2 bit is set to "0" can be read out by reading the U2RB register after the rising edge of the corresponding clock pulse of 9th bit.



#### 14.1.3.7 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the U2SMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to "0", a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACK2 is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

#### 14.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to "1" (UART2 initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the U2TB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit in the data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL2 wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



# 14.1.4 Special Mode 2 (UART2)

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. **Table 14.15** lists the specifications of Special Mode 2. **Table 14.16** lists the registers used in Special Mode 2 and the register values set. **Figure 14.26** shows communication control example for Special Mode 2.

**Table 14.15 Special Mode 2 Specifications** 

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	the CKDIR bit in the U2MR register is set to "0" (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in the U2BRG register 0016 to FF16
	Slave mode
	CKDIR bit is set to "1" (external clock selected): Input from CLK2 pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (1)
	<ul> <li>The TE bit in the U2C1 register is set to "1" (transmission enabled)</li> </ul>
	<ul> <li>The TI bit in the U2C1 register is set to "0" (data present in U2TB register)</li> </ul>
Reception start condition	Before reception can start, the following requirements must be met (1)
	<ul><li>The RE bit in the U2C1 register is set to "1" (reception enabled)</li></ul>
	<ul> <li>The TE bit in the U2C1 register is set to "1" (transmission enabled)</li> </ul>
	<ul> <li>The TI bit in the U2C1 register is set to "0" (data present in the U2TB register)</li> </ul>
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	<ul> <li>The U2IRS bit in the U2C1 register is set to "0" (transmit buffer empty): when trans</li> </ul>
	ferring data from the U2TB register to the UART2 transmit register (at start of transmission)
	- The U2IRS bit is set to "1" (transfer completed): when the serial I/O finished sending
	data from the UART2 transmit register
	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (2)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the 7th bit in the the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the U2C0 register is set to "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, bits 8 to 0 in the U2RB register are undefined. The IR bit in the S2RIC register remains unchanged.






Figure 14.26 Serial Bus Communication Control Example (UART2)

Table 14.16 Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function		
U2TB <sup>(1)</sup>	0 to 7	Set transmission data		
U2RB <sup>(1)</sup>	0 to 7	Reception data can be read		
	OER	Overrun error flag		
U2BRG	0 to 7	Set a transfer rate		
U2MR <sup>(1)</sup>	SMD2 to SMD0	Set to '0012'		
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode		
	IOPOL	Set to "0"		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register		
	CRS	Invalid because CRD is set" "to 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxD2 pin output format		
	CKPOL	Clock phases can be set in combination with the CKPH bit in the U2SMR3 register		
	UFORM	Select the LSB first or MSB first		
U2C1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS	Select UART2 transmit interrupt cause		
	U2RRM,	Set to "0"		
	U2LCH, U2ERE			
U2SMR	0 to 7	Set to "0"		
U2SMR2	0 to 7	Set to "0"		
U2SMR3	CKPH	Clock phases can be set in combination with the CKPOL bit in the U2C0 register		
	NODC	Set to "0"		
	0, 2, 4 to 7	Set to "0"		
U2SMR4	0 to 7	Set to "0"		
NOTEC:	•			



<sup>1.</sup>Not all bits in the registers are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

## 14.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the U2SMR3 register and the CKPOL bit in the U2C0 register.

Make sure the transfer clock polarity and phase are the same for the master and slave to communicate.

#### 14.1.4.1.1 Master (Internal Clock)

Figure 14.27 shows the transmission and reception timing in master (internal clock).

## 14.1.4.1.2 Slave (External Clock)

**Figure 14.28** shows the transmission and reception timing (CKPH="0") in slave (external clock) while **Figure 14.29** shows the transmission and reception timing (CKPH="1") in slave (external clock).




Figure 14.27 Transmission and Reception Timing in Master Mode (Internal Clock)




Figure 14.28 Transmission and Reception Timing (CKPH="0") in Slave Mode (External Clock)




Figure 14.29 Transmission and Reception Timing (CKPH="1") in Slave Mode (External Clock)

# 14.1.5 Special Mode 3 (IEBus mode)(UART2)

In this mode, one bit in the IEBus is approximated with one byte of UART mode waveform.

**Table 14.17** lists the registers used in IEBus mode and the register values set. **Figure 14.30** shows the functions of bus collision detect function related bits.

If the TxD2 pin output level and RxD2 pin input level do not match, a UART2 bus collision detect interrupt request is generated.

Table 14.17 Registers to Be Used and Settings in IEBus Mode

Register	Bit	Function		
U2TB	0 to 8	Set transmission data		
U2RB <sup>(1)</sup>	0 to 8	Reception data can be read		
	OER,FER,PER,SUM	Error flag		
U2BRG	0 to 7	Set a transfer rate		
U2MR	SMD2 to SMD0	Set to '1102'		
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Invalid because PRYE is set to "0"		
	PRYE	Set to "0"		
	IOPOL	Select the TxD/RxD input/output polarity		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register		
	CRS	Invalid because CRDis set to "1"		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxD2 pin output mode		
	CKPOL	Set to "0"		
	UFORM	Set to "0"		
U2C1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS	Select the source of UART2 transmit interrupt		
	U2RRM,	Set to "0"		
	U2LCH, U2ERE			
U2SMR	0 to 3, 7	Set to "0"		
	ABSCS	Select the sampling timing at which to detect a bus collision		
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit		
	SSS	Select the transmit start condition		
U2SMR2	0 to 7	Set to "0"		
U2SMR3	0 to 7	Set to "0"		
U2SMR4	0 to 7	Set to "0"		
NOTE:		·		

## NOTE:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in IEBus mode.






Figure 14.30 Bus Collision Detect Function-Related Bits

# 14.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows output of a low from the TxD2 pin when a parity error is detected. **Table 14.18** lists the specifications of SIM mode. **Table 14.19** lists the registers used in the SIM mode and the register values set.

**Table 14.18 SIM Mode Specifications** 

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	• The CKDIR bit in the U2MR register is set to "0" (internal clock) : fi/ (16(n+1))
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	• The CKDIR bit is set to "1" (external clock ): fEXT/16(n+1)
	fext: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	<ul><li>The TE bit in the U2C1 register is set to "1" (transmission enabled)</li></ul>
	<ul><li>The TI bit in the U2C1 register is set to "0" (data present in U2TB register)</li></ul>
Reception start condition	Before reception can start, the following requirements must be met
	<ul><li>The RE bit in the U2C1 register is set to "1" (reception enabled)</li></ul>
	- Start bit detection
Interrupt request	For transmission
generation timing (2)	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit ="1")
	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (1)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit in the the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	Error sum flag
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered

- 1. If an overrun error occurs, bits 8 to 0 in the U2RB register are undefined. The IR bit in the S2RIC register remains unchanged.
- 2. A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.



Table 14.19 Registers to Be Used and Settings in SIM Mode

Register	Bit	Function		
U2TB <sup>(1)</sup>	0 to 7	Set transmission data		
U2RB <sup>(1)</sup>	0 to 7	Reception data can be read		
	OER,FER,PER,SUM	<u> </u>		
U2BRG	0 to 7	Set a transfer rate		
U2MR	SMD2 to SMD0	Set to "1012"		
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Set this bit to "1" for direct format or "0" for inverse format		
	PRYE	Set to "1"		
	IOPOL	Set to "0"		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register		
	CRS	Invalid because CRDis set to "1"		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Set to "0"		
	CKPOL	Set to "0"		
	UFORM	Set this bit to "0" for direct format or "1" for inverse format		
U2C1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS	Set to "1"		
	U2RRM	Set to "0"		
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format		
	U2ERE	Set to "1"		
U2SMR <sup>(1)</sup>	0 to 3	Set to "0"		
U2SMR2	0 to 7	Set to "0"		
U2SMR3	0 to 7	Set to "0"		
U2SMR4	0 to 7	Set to "0"		

# NOTES

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.




Figure 14.31 Transmit and Receive Timing in SIM Mode

**Figure 14.32** shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 14.32 SIM Interface Connection

#### 14.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in theU2C1 register to "1".

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in **Figure 14.33**. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.




Figure 14.33 Parity Error Signal Output Timing



## 14.1.6.2 Format

Direct Format

Set the PRY bit in the U2MR register to "1", the UFORM bit in U2C0 register to "0" and the U2LCH bit in U2C1 register to "0".

• Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 14.34 shows the SIM interface format.




Figure 14.34 SIM Interface Format

# 14.2 SI/O3 and SI/O4

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

**Figure 14.35** shows the block diagram of SI/O3 and SI/O4, and **Figure 14.36** shows the SI/O3 and SI/O4-related registers.

Table 14.20 shows the specifications of SI/O3 and SI/O4.




Figure 14.35 SI/O3 and SI/O4 Block Diagram




Figure 14.36 S3C and S4C Registers, S3BRG and S4BRG Registers, and S3TRR and S4TRR Registers

Table 14.20 SI/O3 and SI/O4 Specifications

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	• The SMi6 bit in the SiC (i=3, 4) register is set to "1" (internal clock) : fj/ (2(n+1))		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.		
	SMi6 bit is set to "0" (external clock) : Input from CLKi pin <sup>(1)</sup>		
Transmission/reception	Before transmission/reception can start, the following requirements must be met		
start condition	Write transmit data to the SiTRR register (2, 3)		
Interrupt request	When the SMi4 bit in the SiC register is set to "0"		
generation timing	The rising edge of the last transfer clock pulse (4)		
	When SMi4 is set to "1"		
	The falling edge of the last transfer clock pulse (4)		
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output		
Souti pin function	I/O port, transmit data output, high-impedance		
SINi pin function	I/O port, receive data input		
Select function	LSB first or MSB first selection		
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7		
	can be selected		
	Function for setting an So∪⊤i initial value set function		
	When the SMi6 bit in the SiC register is set to "0" (external clock), the Souti pin		
	output level while not tranmitting can be selected.		
	CLK polarity selection		
	Whether transmit data is output/input timing at the rising edge or falling edge of		
	transfer clock can be selected.		

- 1. To set the SMi6 bit in the SiC register to "0" (external clock), follow the procedure described below.
  - If the SMi4 bit in the SiC register is set to "0", write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
  - If the SMi4 bit is set to "1", write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
  - Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit is set to "1" (internal clock), the transfer clock automatically stops.
- 2. Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit in the SiC register is set to "1" (internal clock), Souti retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, Souti immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit in the SiC register is set to "1" (internal clock), the transfer clock stops in the high state if the SMi4 bit is set to "0", or stops in the low state if the SMi4 bit is set to "1".



# 14.2.1 SI/Oi Operation Timing

Figure 14.37 shows the SI/Oi operation timing




Figure 14.37 SI/Oi Operation Timing

# 14.2.2 CLK Polarity Selection

The the SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. **Figure 14.38** shows the polarity of the transfer clock.




Figure 14.38 Polarity of Transfer Clock

# 14.2.3 Functions for Setting an Souti Initial Value

If the SMi6 bit in SiC register is set to 0 (external clock), the SOUTi pin output level can be fixed high or low when not transferring data. However, when transmitting data consecutively, the last bit (bit 0) value of the last transmitted data is retained between the sccessive data transmissions. **Figure 14.39** shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 14.39 Souti Initial Value Setting

# 15. A/D Converter

Note

Ports P04 to P07(AN04 to AN07), P10 to P13(AN20 to AN23) and P95 to P97(AN25 to AN27) are not available in M16C/28 (64-pin package). Do not use port P04 to P07(AN04 to AN07), P10 to P13(AN20 to AN23) and P95 to P97(AN25 to AN27) as analog input pins in M16C/28 (64-pin package.).

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107 (AN0 to AN7), P00 to P07 (AN00 to AN07), and P10 to P13, P93, P95 to P97 (AN20 to AN27). Similarly,  $\overline{\text{ADTRG}}$  input shares the pin with P15. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (input mode). Note that P10 to P13, P93, P95 to P97 (AN20 to AN27) are available only in the 80-pin package.

When not using the A/D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the Vref pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the ADi register bits for ANi, AN0i, and AN2i pins (i = 0 to 7).

**Table 15.1** shows the A/D converter performance. **Figure 15.1** shows the A/D converter block diagram and **Figures 15.2** to **15.4** show the A/D converter associated with registers.

Table 15.1 A/D Converter Performance

Item	Performance		
A/D Conversion Method	Successive approximation (capacitive coupling amplifier)		
Analog Input Voltage (1)	0V to AVcc (Vcc)		
Operating Clock fAD (2)	fAD/divided-by-2 or fAD/divided-by-3 or fAD/divided-by-4 or fAD/divided-by-6		
	or fAD/divided-by-12 or fAD		
Resolution	8-bit or 10-bit (selectable)		
Integral Nonlinearity Error	When AVCC = Vref = 5V		
	With 8-bit resolution: ±2LSB		
	With 10-bit resolution: ±3LSB		
	When AVCC = Vref = 3.3V		
	With 8-bit resolution: ±2LSB		
	With 10-bit resolution: ±5LSB		
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat		
	sweep mode 1, simultaneous sample sweep mode and delayed trigger mode 0,1		
Analog Input Pins	8 pins (ANo to AN7) + 8 pins (AN00 to AN07) + 8 pins (AN20 to AN27) (80pin/85pin package)		
	8 pins (AN <sub>0</sub> to AN <sub>7</sub> ) + 4 pins (AN <sub>00</sub> to AN <sub>03</sub> ) + 1 pin (AN <sub>24</sub> ) (64pin package)		
Conversion Speed Per Pin	Without sample and hold function		
	8-bit resolution: 49 \$\phiAD\$ cycles, 10-bit resolution: 59 \$\phiAD\$ cycles		
	With sample and hold function		
	8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles		

- 1. Analog input voltage does not depend on use of sample and hold function.
- 2. Set the  $\phi$ AD frequency to 10 MHz or less. For M16C/28B, set it to 12 MHz or less. Without sample-and-hold function, set the  $\phi$ AD frequency to 250kHz or more. With the sample and hold function, set the  $\phi$ AD frequency to 1MHz or more.






Figure 15.1 A/D Converter Block Diagram




Figure 15.2 ADCON0 to ADCON2 Registers




Figure 15.3 ADTRGCON Register

Table 15.2 A/D Conversion Frequency Select

CKS2	CKS1	CKS0	ØAD.
0	0	0	Divided-by-4 of fAD
0	0	1	Divided-by-2 of fAD
0	1	0	fAD
0	1	1	IAD
1	0	0	Divided-by-12 of fAD
1	0	1	Divided-by-6 of fAD
1	1	0	Divided-by-3 of fAD
1	1	1	Divided-by-3 of IAD

# NOTE:

1. Set the  $\phi$ AD frequency to 10 MHz or less (12 MHz or less in M16C/28B) The selected  $\phi$ AD the ADCON0 register, CKS1 bit in the ADCON1 register, and the CKS2 bit in the ADCON2 register.





Figure 15.4 ADSTAT0 Register and AD0 to AD7 Registers



- 1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enabled).
- 2. If the INV11 bit is "0" (three-phase mode 0) or the INV06 bit is "1" (triangular wave modulation mode), set this bit to "0" (Timer B2 underflow).
- 3. When setting the IVPCR1 bit to "1" (three-phase output forcible cutoff by \$\overline{SD}\$ pin input enabled), set the PD8\_5 bit to "0" (= input mode).
- 4. Associated pins are U(P8₀), Ū(P8₁), V(P7₂), ∇(P7₃), W(P7₄), Ѿ(P7₅). When a high-level ("H") signal is applied to the \$\overline{\SD}\$ pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, Ū, V, ∇, W, and \overline{\SD}\$ are exit from the high-impedance state. If a low-level ("L") signal is applied to the \$\overline{\SD}\$ pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, Ū, V, \overline{\SD}\$, W, and \overline{\SD}\$ become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, Ū, V, \overline{\SD}\$, W, and \overline{\SD}\$ are placed in a high-impedance state regardless of which function of those pins is used.
- 5. When this bit is used in delayed trigger mode 0, set the TB0EN and TB1EN bits to "1" (A/D trigger mode).
- 6. When setting the TB2SEL bit to "1" (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to "1" (three-phase motor control timer function).
- 7. Refer to "17.6 Digital Debounce Function" for the SD input

Figure 15.5 TB2SC Register

# 15.1 Operating Modes

## 15.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is once converted to a digital code. **Table 15.3** shows the one-shot mode specifications. **Figure 15.6** shows the operation example in one-shot mode. **Figure 15.7** shows the ADCON0 to ADCON2 registers in one-shot mode.

**Table 15.3 One-shot Mode Specifications** 

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	a selected pin is once converted to a digital code
A/D Conversion Start	When the TRG bit in the ADCON0 register is "0" (software trigger)
Condition	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	• When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the
	ADST bit to "1" (A/D conversion started)
A/D Conversion Stop	• A/D conversion completed (If a software trigger is selected, the ADST bit is
Condition	set to "0" (A/D conversion halted)).
	• Set the ADST bit to "0"
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select one pin from ANo to AN7, AN00 to AN07, AN20 to AN27
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 15.6 Operation Example in One-Shot Mode




- 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

  2. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN 0 to AN7. Use the ADGSEL1 to ADGSEL 0 bits in the ADCON2 register to select the desired pin.

  3. After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using an another instruction.

#### A/D Control Register 1 (1)



- NOTES:

  1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

  2. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting

#### A/D Control Register 2 (1)

b7 b6	0	D4	0	D2	D1	b0	Symbo ADCON		After Reset 0016	
							Bit Symbol	Bit Name	Function	RW
						į.	SMP	A/D Conversion Method Select Bit	0 : Without sample and hold 1 : With sample and hold	RW
					į		ADGSEL0	A/D Input Group Select Bit	b2 b1 0 0 : Select port P10 group 0 1 : Do not set	RW
				i.			ADGSEL1		1 0 : Select port P0 group 1 1 : Select port P1/P9 group	RW
			Ĺ.				(b3)	Reserved Bit	Set to "0"	RW
		İ.					CKS2	Frequency Select Bit 2	See Table 15.2	RW
							TRG1	Trigger Select Bit 1	Set to "0" in one-shot mode	RW
(b7				—— (b7-b6)	Nothing is assigned. Whe When read, its content is					

1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.7 ADCON0 to ADCON2 Registers in One-Shot Mode

# 15.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. **Table 15.4** shows the repeat mode specifications. **Figure 15.8** shows the operation example in repeat mode. **Figure 15.9** shows the ADCON0 to ADCON2 registers in repeat mode.

**Table 15.4 Repeat Mode Specifications** 

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to ADGSEL0
	bits in the ADCON2 register select pins. Analog voltage applied to a selected
	pin is repeatedly converted to a digital code
A/D Conversion Start	When the TRG bit in the ADCON0 register is "0" (software trigger)
Condition	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	<ul> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger)</li> </ul>
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from ANo to AN7, AN0o to AN07 and AN2o to AN27
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin






Figure 15.8 Operation Example in Repeat Mode





If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 15.9 ADCON0 to ADCON2 Registers in Repeat Mode

# 15.1.3 Single Sweep Mode

In single sweep mode, analog voltages applied to the selected pins are converted one-by-one to a digital code. **Table 15.5** shows the single sweep mode specifications. **Figure 15.10** shows the operation example in single sweep mode. **Figure 15.11** shows the ADCON0 to ADCON2 registers in single sweep mode.

**Table 15.5 Single Sweep Mode Specifications** 

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	the selected pins is converted one-by-one to a digital code
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	A/D conversion completed(When selecting a software trigger, the ADST bit
	is set to "0" (A/D conversion halted)).
	Set the ADST bit to "0"
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins),
	ANo to AN7 (8 pins) (1)
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

## NOTES:

1. AN00 to AN07 and AN 20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.10 Operation Example in Single Sweep Mode




Figure 15.11 ADCON0 to ADCON2 Registers in Single Sweep Mode

## 15.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltages applied to the selected pins are repeatedly converted to a digital code. **Table 15.6** shows the repeat sweep mode 0 specifications. **Figure 15.12** shows the operation example in repeat sweep mode 0. **Figure 15.13** shows the ADCON0 to ADCON2 registers in repeat sweep mode 0.

Table 15.6 Repeat Sweep Mode 0 Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	the selected pins is repeatedly converted to a digital code
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (Hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins),
	AN <sub>0</sub> to AN <sub>7</sub> (8 pins) <sup>(1)</sup>
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

#### NOTES:

1. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.12 Operation Example in Repeat Sweep Mode 0




Figure 15.13 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0

# 15.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage is applied to the all selected pins are converted to a digital code, with mainly used in the selected pins. **Table 15.7** shows the repeat sweep mode 1 specifications. **Figure 15.14** shows the operation example in repeat sweep mode 1. **Figure 15.15** shows the ADCON0 to ADCON2 registers in repeat sweep mode 1.

Table 15.7 Repeat Sweep Mode 1 Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register mainly select pins. Analog voltage
	applied to the all selected pins is repeatedly converted to a digital code
	Example: When selecting ANo
	Analog voltage is converted to a digital code in the following order
	$AN_0 \rightarrow AN_1 \rightarrow AN_0 \rightarrow AN_2 \rightarrow AN_0 \rightarrow AN_3$ , and so on.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	<ul> <li>When the TRG bit in the ADCON0 register is "1" (hardware trigger)</li> </ul>
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pins Mainly	Select from ANo (1 pins), ANo to AN1 (2 pins), ANo to AN2 (3 pins), ANo to
Used in A/D Conversions	AN3 (4 pins) <sup>(1)</sup>
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

## NOTES:

1. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.14 Operation Example in Repeat Sweep Mode 1




Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1

#### 15.1.6 Simultaneous Sample Sweep Mode

In simultaneous sample sweep mode, analog voltages applied to the selected pins are converted one-byone to a digital code. The input voltages of AN0 and AN1 are sampled simultaneously using two circuits
of sample and hold circuit. **Table 15.8** shows the simultaneous sample sweep mode specifications. **Fig- ure 15.16** shows the operation example in simultaneous sample sweep mode. **Figure 15.17** shows
ADCON0 to ADCON2 registers and **Figure 15.18** shows ADTRGCON registers in simultaneous sample
sweep mode. **Table 15.9** shows the trigger select bit setting in simultaneous sample sweep mode. In
simultaneous sample sweep mode, Timer B0 underflow can be selected as a trigger by combining software trigger, ADTRG trigger, Timer B2 underflow, Timer B2 interrupt generation frequency setting counter
underflow or A/D trigger mode of Timer B.

**Table 15.8 Simultaneous Sample Sweep Mode Specifications** 

Item	Specification		
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to		
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied		
	to the selected pins is converted one-by-one to a digital code. At this time,		
	the input voltage of ANo and AN1 are sampled simultaneously.		
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)		
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)		
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)		
	The trigger is selected by TRG1 and HPTRG0 bits (See Table 15.9)		
	The ADTRG pin input changes state from "H" to "L" after setting the ADST		
	bit to "1" (A/D conversion started)		
	Timer B0, B2 or Timer B2 interrupt generation frequency setting counter		
	underflow after setting the ADST bit to "1" (A/D conversion started)		
A/D Conversion Stop Condition	A/D conversion completed (If selecting software trigger, the ADST bit is		
	automatically set to "0" ).		
	Set the ADST bit to "0" (A/D conversion halted)		
Interrupt Generation Timing	A/D conversion completed		
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or		
	ANo to AN7 (8 pins) (1)		
Readout of A/D conversion result	Readout one of the AN0 to AN7 registers that corresponds to the selected pin		

#### NOTES:

1. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.16 Operation Example in Simultaneous Sample Sweep Mode




Figure 15.17 ADCON0 to ADCON2 Registers in Simultaneous Sample Sweep Mode




Figure 15.18 ADTRGCON Register in Simultaneous Sample Sweep Mode

Table 15.9 Trigger Select Bit Setting in Simultaneous Sample Sweep Mode

TRG	TRG1	HPTRG0	TRIGGER	
0	-	-	Software trigger	
1	-	1	imer B0 underflow (1)	
1	0	0	DTRG	
1	1	0	Timer B2 or Timer B2 interrupt generation frequency setting	
'	'		counter underflow (2)	

- A count can be started for Timer <u>B2</u>, <u>Timer B2</u> interrupt generation frequency setting counter underflow or the INT5 pin falling edge as count start conditions of Timer B0.
- Select Timer B2 or Timer B2 interrupt generation frequency setting counter using the TB2SEL bit in the TB2SC register.

#### 15.1.7 Delayed Trigger Mode 0

In delayed trigger mode 0, analog voltages applied to the selected pins are converted one-by-one to a digital code. The delayed trigger mode 0 used in combination with A/D trigger mode of Timer B. The Timer B0 underflow starts a single sweep conversion. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the Timer B1 underflow is generated. When the Timer B1 underflow is generated, the single sweep conversion is restarted with the AN1 pin. **Table 15.10** shows the delayed trigger mode 0 specifications. **Figure 15.19** shows the operation example in delayed trigger mode 0. **Figures 15.20** and **15.21** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.22** shows the ADCON0 to ADCON2 registers in delayed trigger mode 0. **Figure 15.23** shows the ADTRGCON register in delayed trigger mode 0 and **Table 15.11** shows the trigger select bit setting in delayed trigger mode 0.

Table 15.10 Delayed Trigger Mode 0 Specifications

ltem	Specification		
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits		
	in the ADCON2 register select pins. Analog voltage applied to the input voltage of		
	the selected pins are converted one-by-one to the digital code. At this time, Timer B0		
	underflow generation starts ANo pin conversion. Timer B1 underflow generation		
	starts conversion after the AN1 pin. (1)		
A/D Conversion Start	ANo pin conversion start condition		
	•When Timer B0 underflow is generated if Timer B0 underflow is generated again		
	before Timer B1 underflow is generated, the conversion is not affected		
	•When Timer B0 underflow is generated during A/D conversion of pins after the		
	AN1 pin, conversion is halted and the sweep is restarted from the AN0 pin again		
	AN1 pin conversion start condition		
	•When Timer B1 underflow is generated during A/D conversion of the ANo pin, the		
	input voltage of the AN1 pin is sampled. The AN1 conversion and the rest of the		
	sweep start when ANo conversion is completed.		
A/D Conversion Stop	•When single sweep conversion from the ANo pin is completed		
Condition	•Set the ADST bit to "0" (A/D conversion halted) <sup>(2)</sup>		
Interrupt Request	A/D conversion completed		
Generation Timing			
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins)		
	and ANo to AN7 (8 pins) <sup>(3)</sup>		
Readout of A/D Conversion Result	Readout one of the AN0 to AN7 registers that corresponds to the selected		
	pins		

- 1. Set the larger value than the value of the timer B0 register to the timer B1 register. The count source for timer B0 and timer B1 must be the same.
- 2. Do not write "1" (A/D conversion started) to the ADST bit in delayed trigger mode 0. When write "1", unexpected interrupts may be generated.
- 3. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.






Figure 15.19 Operation Example in Delayed Trigger Mode 0




Figure 15.20 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (1)




Figure 15.21 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (2)




Figure 15.22 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0




Figure 15.23 ADTRGCON Register in Delayed Trigger Mode 0

Table 15.11 Trigger Select Bit Setting in Delayed Trigger Mode 0

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	0	1	1	Timer B0, B1 underflow

### 15.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the  $\overline{ADTRG}$  pin (falling edge) changes state from "H" to "L", a single sweep conversion is started. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the second  $\overline{ADTRG}$  pin falling edge is generated. When the second  $\overline{ADTRG}$  falling edge is generated, The single sweep conversion of the pins after the AN1 pin is restarted. **Table 15.12** shows the delayed trigger mode 1 specifications. **Figure 15.24** shows the operation example of delayed trigger mode 1. **Figures 15.25** and **15.26** show each flag operation in the ADSTATO register that corresponds to the operation example. **Figure 15.27** shows the ADCON0 to ADCON2 registers in delayed trigger mode 1. **Figure 15.28** shows the ADTRGCON register in delayed trigger mode 1. **Table 15.13** shows the trigger select bit setting in delayed trigger mode 1.

Table 15.12 Delayed Trigger Mode 1 Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0
	bits in the ADCON2 register select pins. Analog voltages applied to the selected
	pins are converted one-by-one to a digital code. At this time, the ADTRG pin
	falling edge starts ANo pin conversion and the second ADTRG pin falling edge
	starts conversion of the pins after AN1 pin
A/D Conversion Start	ANo pin conversion start condition
Condition	The ADTRG pin input changes state from "H" to "L" (falling edge) (1)
	AN1 pin conversion start condition (2)
	The ADTRG pin input changes state from "H" to "L" (falling edge)
	•When the second ADTRG pin falling edge is generated during A/D conversion of
	the ANo pin, input voltage of AN1 pin is sampled or after at the time of ADTRG
	falling edge. The conversion of AN1 and the rest of the sweep starts when AN0
	conversion is completed.
	•When the ADTRG pin falling edge is generated again during single sweep
	conversion of pins after the AN1 pin, the conversion is not affected
A/D Conversion Stop	•A/D conversion completed
Condition	•Set the ADST bit to "0" (A/D conversion halted) (3)
Interrupt Request	Single sweep conversion completed
Generation Timing	
Analog Input Pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins)
	and ANo to AN7 (8 pins) (4)
Readout of A/D Conversion Result	Readout one of the AN0 to AN7 registers that corresponds to the selected pins

- 1. Do not generate the next ADTRG pin falling edge after the AN1 pin conversion is started until all selected pins complete A/D conversion. When an ADTRG pin falling edge is generated again during A/D conversion, its trigger is ignored. The falling edge of ADTRG pin, which was input after all selected pins complete A/D conversion, is considered to be the next AN0 pin conversion start condition.
- 2. The ADTRG pin falling edge is detected synchronized with the operation clock fAD. Therefore, when the ADTRG pin falling edge is generated in shorter periods than fAD, the second ADTRG pin falling edge may not be detected. Do not generate the ADTRG pin falling edge in shorter periods than fAD.
- 3. Do not write "1" (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write "1",unexpected interrupts may be generated.
- 4. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.






Figure 15.24 Operation Example in Delayed Trigger Mode1




Figure 15.25 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (1)




Figure 15.26 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (2)




Figure 15.27 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1




Figure 15.28 ADTRGCON Register in Delayed Trigger Mode 1

Table 15.13 Trigger Select Bit Setting in Delayed Trigger Mode 1

	33			33.
TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	1	0	0	ADTRG

#### 15.2 Resolution Select Function

The BITS bit in the ADCON1 register determines the resolution. When the BITS bit is set to "1" (10-bit precision), the A/D conversion result is stored into bits 0 to 9 in the ADi register (i=0 to 7). When the BITS bit is set to "0" (8-bit precision), the A/D conversion result is stored into bits 0 to 7 in the ADi register.

## 15.3 Sample and Hold

When the SMP bit in the ADCON 2 register is set to "1" (with the sample and hold function), A/D conversion rate per pin increases to  $28 \, \phi AD$  cycles for 8-bit resolution or  $33 \, \phi AD$  cycles for 10-bit resolution. The sample and hold function is available in one-shot mode, repeat mode, single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. In these modes, start A/D conversion after selecting whether the sample and hold circuit is to be used or not. In simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode , set to use the Sample and Hold function before starting A/D conversion.

## 15.4 Power Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the ADCON1 register isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to "1" (Vref connected) before setting the ADST bit in the ADCON0 register to "1" (A/D conversion started). Do not set the ADST bit and VCUT bit to "1" simultaneously, nor set the VCUT bit to "0" (Vref unconnected) during A/D conversion.



## 15.5 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 15.29 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN{1-e} 
$$-\frac{1}{c(R0+R)}$$
  $t$ }

And when t = T,  $VC=VIN-\frac{X}{Y}$   $VIN=VIN(1-\frac{X}{Y})$ 

$$e^{-\frac{1}{c(R0+R)}} = \frac{X}{Y}$$

$$-\frac{1}{C(R0+R)}T = In\frac{X}{Y}$$
Hence,  $R0 = -\frac{T}{C \cdot In\frac{X}{Y}} - R$ 

Figure 15.29 shows analog input pin and externalsensor equivalent circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins. VC changes from 0 to VIN-(0.1/1024) VIN in timer T. (0.1/1024) means that A/D precision drop due to insufficient capacitor chage is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(XIN) = 10MHz,  $T=0.3\mu s$  in the A/D conversion mode with sample & hold. Output inpedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.3μs, R = 7.8kΩ, C = 1.5pF, X = 0.1, and Y = 1024. Hence, 
$$R0 = -\frac{0.3X10^{-6}}{1.5X10^{-12} \cdot \ln \frac{0.1}{1024}} - 7.8 \times 10^{3} \cong 13.9 \times 10^{3}$$

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out of be approximately  $13.9k\Omega$ .




Figure 15.29 Analog Input Pin and External Sensor Equivalent Circuit

# 16. Multi-master I<sup>2</sup>C bus Interface

The multi-master I<sup>2</sup>C bus interface is a serial communication circuit based on Philips I<sup>2</sup>C bus data transfer format, equipped with arbitration lost detection and synchronous functions. **Figure 16.1** shows a block diagram of the multi-master I<sup>2</sup>C bus interface and **Table 16.1** lists the multi-master I<sup>2</sup>C bus interface functions.

The multi-master I<sup>2</sup>C bus interface consists of the S0D0 register, the S00 register, the S20 register, the S3D0 register, the S4D0 register, the S10 register, the S2D0 register and other control circuits.

**Figures 16.2** to **16.8** show the registers associated with the multi-master I<sup>2</sup>C bus.

Table 16.1 Multi-Master I<sup>2</sup>C bus Interface Functions

Item	Function		
Format	Based on Philips I <sup>2</sup> C bus standard:		
	7-bit addressing format		
	High-speed clock mode		
	Standard clock mode		
Communication mode	Based on Philips I <sup>2</sup> C bus standard:		
	Master transmit		
	Master receive		
	Slave transmit		
	Slave receive		
SCL clock frequency	16.1kHz to 400kHz (at Viic (1)= 4MHz)		
I/O pin	Serial data line SDAMM(SDA)		
	Serial clock line SDLMM(SCL)		

Note 1. VIIC=I<sup>2</sup>C system clock




Figure 16.1 Block Diagram of Multi-Master I<sup>2</sup>C bus Interface




Figure 16.2 S0D0 Register




Figure 16.3 S00 and S20 Registers




Figure 16.4 S1D0 Register





Figure 16.5 S10 Register



- 1. The PED and PEC bits are enabled when the ES0 bit in the S1D0 register is set to "1"(I<sup>2</sup>C bus interface enabled).
- 2. When the PCLK0 bit in the PCLKR register is set to "0", filc=f2. When the PCLK0 bit in the PCLKR register is set to "1", filc=f1.

Figure 16.6 S3D0 Register




Figure 16.7 S4D0 Register




Figure 16.8 S2D0 Register

Table 16.2 Recommended setting (SSC4-SSC0) start/stop condition at each oscillation frequency

Oscillation	I <sup>2</sup> C bus system	I <sup>2</sup> C bus system	SSC4-SSC0 <sup>(1)</sup>	SCL release	Setup time	Hold time
f1 (MHz)	clock select	clock(MHz)		time (cycle)	(cycle)	(cycle)
10	1 / 2f1 <sup>(2)</sup>	5	XXX11110	6.2 μs (31)	3.2 μs (16)	3.0 µs (15)
8	1 / 2 <sub>f1</sub> <sup>(2)</sup>	4	XXX11010	6.75 μs(27)	3.5 μs (14)	3.25 μs(13)
			XXX11000	6.25 μs(25)	3.25 μs (13)	3.0 μs (12)
8	1 / 8f1 <sup>(2)</sup>	1	XXX00100	5.0 μs (5)	3.0 µs (3)	2.0 μs (2)
4	1 / 2 <sub>f1</sub> <sup>(2)</sup>	2	XXX01100	6.5 μs (13)	3.5 μs (7)	3.0 μs (6)
			XXX01010	5.5 μs (11)	3.0 μs (6)	2.5 μs (5)
2	1 / 2 <sub>f1</sub> <sup>(2)</sup>	1	XXX00100	5.0 μs (5)	3.0 µs (3)	2.0 μs (2)

- 1. Do not set odd values or "000002" to START/STOP condition setting bits(SSC4 to SSC0)
- 2. When the PCLK0 bit in the PCLKR register is set to "1".

# 16.1 I<sup>2</sup>C0 Data Shift Register (S00 register)

The S00 register is an 8-bit data shift register to store a received data and to write a transmit data. When a transmit data is written to the S00 register, the transmit data is synchronized with a SCL clock and the data is transferred from bit 7. Then, every one bit of the data is transmitted, the register's content is shifted for one bit to the left. When the SCL clock and the data is imported into the S00 register from bit 0. Every one bit of the data is imported, the register's content is shifted for one bit to the left. **Figure 16.9** shows the timing to store the receive data to the S00 register.

The S00 register can be written when the ES0 bit in the S1D0 register is set to "1"(I<sup>2</sup>C0 bus interface enabled). If the S00 register is written when the ES0 bit is set to "1" and the MST bit in the S10 register is set to "1" (master mode), the bit counter is reset and the SCL clock is output. Write to the S00 register when the START condition is generatedor when an "L" signal is applied to the SCL pin. The S00 register can be read anytime regardless of the ES0 bit value.




Figure 16.9 The Receive Data Storing Timing of S00 Register

# 16.2 I<sup>2</sup>C0 Address Register (S0D0 register)

The S0D0 register consists of the SAD6 to SAD0 bits, total of 7. At the addressing is formatted, slave address is detected automatically and the 7-bit received address data is compared with the contents of the SAD6 to SAD0 bits.



## 16.3 I<sup>2</sup>C0 Clock Control Register (S20 register)

The S20 register is used to set the ACK control, SCL mode and the SCL frequency.

## 16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0-CCR4)

These bits control the SCL frequency. See Table 16.3.

### 16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)

The FAST MODE bit selects SCL mode. When the FAST MODE bit is set to "0", standard clock mode is entered. When it is set to "1", high-speed clock mode is entered.

When using the high-speed clock mode I<sup>2</sup>C bus standard (400 kbits/s maximum) to connect buses, set the FAST MODE bit to "1" (select SCL mode as high-speed clock mode) and use the I<sup>2</sup>C bus system clock (VIIC) at 4 MHz or more frequency.

## 16.3.3 Bit 6: ACK Bit (ACKBIT)

The ACKBIT bit sets the SDA status when an ACK clock<sup>(1)</sup> is generated. When the ACKBIT bit is set to "0", ACK is returned and te clock applied to SDA becomes "L" when ACK clock is generated. When it is set to "1", ACK is not returned and the clock clock applied to SDA maintains "H" at ACK clock generation.

When the ACKBIT bit is set to "0", the address data is received. When the slave address matches with the address data, SDA becomes "L" automatically (ACK is returned). When the slave address and the address data are not matched, SDA becomes "H" (ACK is not returned).

NOTES:

1. ACK clock: Clock for acknowledgment

#### 16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)

The ACK-CLK bit set a clock for data transfer acknowledgement. When the ACK-CLK bit is set to "0", ACK clock is not generated after data is transferred. When it is set to "1", a master generates ACK clock every one-bit data transfer is completed. The device, which transmits address data and control data, leave SDA pin open (apply "H" signal to SDA) when ACK clock is generated. The device which receives data, receives the generated ACKBIT bit.

#### NOTES:

1.Do not rewrite the S20 register, other than the ACKBIT bit during data transfer. If data is written to other than the ACKBIT bit during transfer, the I<sup>2</sup>C bus clock circuit is reset and the data may not be transferred successfully.



Setting value of CCR4 to CCR0 SCL frequency (at VIIC=4MHz, unit: kHz) (1) CCR4 CCR3 CCR2 CCR1 CCR0 Standard clock mode High-speed clock mode Setting disabled Setting disabled Setting disabled Setting disabled Setting disabled Setting disabled \_ (2) \_ (2) 400 (3) 83.3 500 / CCR value (3) 1000 / CCR value (3)  $\downarrow$ 17.2 34.5 16.6 33.3 16.1 32.3 

Table 16.3 Setting values of S20 register and SCL frequency

- 1. The duty of the SCL clock output is 50 %. The duty becomes 35 to 45 % only when high-speed clock mode is selected and the CCR value = 5 (400 kHz, at VIIC = 4 MHz). "H" duration of the clock fluctuates from –4 to +2 I<sup>2</sup>C system clock cycles in standard clock mode, and fluctuates from –2 to +2 I<sup>2</sup>C system clock cycles in high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because the "L" is extended instead of "H" reduction. These are the values when the SCL clock synchronization by the synchronous function is not performed. The CCR value is the decimal notation value of the CCR4 to CCR0 bits.
- **2.** Each value of the SCL frequency exceeds the limit at VIIC = 4 MHz or more. When using these setting values, use VIIC = 4 MHz or less. Refer to **Figure 16.6**.
- 3. The data formula of SCL frequency is described below:

VIIC/(8 x CCR value) Standard clock mode

 $V_{IIC}/(4 \times CCR \text{ value})$  High-speed clock mode (CCR value  $\neq 5$ )

VIIC/(2 x CCR value) High-speed clock mode (CCR value = 5)

Do not set 0 to 2 as the CCR value regardless of the VIIC frequency. Set 100 kHz (max.) in standard clock mode and 400 kHz (max.) in high-speed clock mode to the SCL frequency by setting the CCR4 to CCR0 bits.



# 16.4 I<sup>2</sup>C0 Control Register 0 (S1D0)

The S1D0 register controls data communication format.

## 16.4.1 Bits 0 to 2: Bit Counter (BC0-BC2)

The BC2 to BC0 bits decide how many bits are in one byte data transferred next. After the selected numbers of bits are transferred successfully, I<sup>2</sup>C bus interface interrupt request is gnerated and the BC2 to BC0 bits are reset to "0002". At this time, if the ACK-CLK bit in the S20 register is set to "1" (with ACK clock), one bit for ACK clock is added to the numbers of bits selected by the BC2 to BC0 bits. In addition, the BC2 to BC0 bits become "0002" even though the START condition is detected and the address data is transferred in 8 bits.

## 16.4.2 Bit 3: I<sup>2</sup>C Interface Enable Bit (ES0)

The ES0 bit enables to use the multi-master I<sup>2</sup>C bus interface. When the ES0 bit is set to "0", I<sup>2</sup>C bus interface is disabled and the SDA and SCL pins are placed in a high-h-impedance state. When the ES0 bit is set to "1", the interface is enabled.

When the ES0 bit is set to "0", the process is followed.

- 1)The bits in the S10 register are set as MST = "0", TRX = "0", PIN = "1", BB = "0", AL = "0", AAS = "0", ADR0 = "0"
- 2)The S00 register cannot be written.
- 3)The TOF bit in the S4D0 register is set to "0" (time-out detection flag is not detected)
- 4)The I<sup>2</sup>C system clock (VIIC) stops counting while the internal counter and flags are reset.

## 16.4.3 Bit 4: Data Format Select Bit (ALS)

The ALS bit determines whether the salve address is recognized. When the ALS bit is set to "0", an addressing format is selected and a address data is recognized. Only if the comparison is matched between the slave address stored into the S0D0 register and the received address data or if the general call is received, the data is transferred. When the ALS bit is set to "1", the free data format is selected and the slave address is not recognized.

## 16.4.4 Bit 6: I<sup>2</sup>C bus Interface Reset Bit (IHR)

The IHR bit is used to reset the I<sup>2</sup>C bus interface circuit when the error communication occurs.

When the ES0 bit in the S1D0 register is set to "1" (I<sup>2</sup>C bus interface is enabled), the hardware is reset by writing "1" to the IHR bit. Flags are processed as follows:

- 1)The bits in the S10 register are set as MST = "0", TRX = "0", PIN to "1", BB = "0", AL = "0", AAS = "0", and ADR0 = "0"
- 2)The TOF bit in the S4D0 register is set to "0" (time-out detection flag is not detected)
- 3) The internal counter and flags are reset.

The I<sup>2</sup>C bus interface circuit is reset after 2.5 VIIC cycles or less, and the IHR bit becomes "0" automatically by writing "1" to the IHR bit. **Figure 16.10** shows the reset timing.



## 16.4.5 Bit 7: I<sup>2</sup>C bus Interface Pin Input Level Select Bit (TISS)

The TISS bit selects the input level of the SCL and SDA pins for the multi-master  $I^2C$  bus interface. When the TISS bit is set to "1", the P20 and P21 become the SMBus input level.




Figure 16.10 The timing of reset to the I<sup>2</sup>C bus interface circuit

## 16.5 I<sup>2</sup>C0 Status Register (S10 register)

The S10 register monitors the  $I^2C$  bus interface status. When using the S10 register to check the status, use the 6 low-order bits for read only.

### 16.5.1 Bit 0: Last Receive Bit (LRB)

The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is received. If the ACK-CLK bit in the S20 register is set to "1" (with ACK clock) and ACK is returned when the ACK clock is generated, the LRB bit is set to "0". If ACK is not returned, the LRB bit is set to "1". When the ACK-CLK bit is set to "0" (no ACK clock), the last bit value of received data is input. When writing data to the S00 register, the LRB bit is set to "0".

## 16.5.2 Bit 1: General Call Detection Flag (ADR0)

When the ALS bit in the S1D0 register is set to "0" (addressing format), this ADR0 flag is set to "1" by receiving the general calls<sup>(1)</sup>,whose address data are all "0", in slave mode.

The ADR0 flag is set to "0" when STOP or START conditions is detected or when the IHR bit in the S1D0 register is set to "1" (reset).

#### NOTES:

General call: A master device transmits the general call address "0016" to all slaves. When the
master device transmits the general call, all slave devices receive the controlled data after general
call.

## 16.5.3 Bit 2: Slave Address Comparison Flag (AAS)

The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit in the S1D0 register to "0" (addressing format).

The AAS flag is set to "1" when the 7 bits of the address data are matched with the slave address stored into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0" by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to "0" (I<sup>2</sup>C bus interface disabled) or when the IHR bit in the S1D0 register is set to "1" (reset), the AAS flag is also set to "0".

# 16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)<sup>(1)</sup>

In master transmit mode, if an "L" signal is applied to the SDA pin by other than a microcomputer, the AL flag is set to "1" by determining that the arbitration is los and the TRX bit in the S10 register is set to "0" (receive mode) at the same time. The MST bit in the S10 register is set to "0" (slave mode) after transferring the bytes which lost the arbitration.

The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register, the AL flag is set to "0". When the ES0 bit in the S1D0 register is set to "0" (I<sup>2</sup>C bus interface disabled) or when the IHR bit in the S1D0 register is set to "1" (reset), the AL flag is set to "0".

#### NOTES:

1. Arbitration lost: communication disabled as a master



## 16.5.5 Bit 4: I<sup>2</sup>C bus Interface Interrupt Request Bit (PIN)

The PIN bit generates an I<sup>2</sup>C bus interface interrupt request signal. Every one byte data is ransferred, the PIN bit is changed from "1" to "0". At the same time, an I<sup>2</sup>C bus interface interrupt request is generated. The PIN bit is synchronized with the last clock of the internal transfer clock (when ACK-CLK=1, the last clock is the ACK clock: when the ACK-CLK=0, the last clock is the 8th clock) and it becomes "0". The interrupt request is generated on the falling edge of the PIN bit. When the PIN bit is set to "0", the clock applied to SCL maintains "L" and further clock generation is disabled. When the ACK-CLK bit is set to "1" and the WIT bit in the S3D0 register is set to "1" (enable the I<sup>2</sup>C bus interface interrupt of data receive completion). The PIN bit is synchronized with the last clock and the falling edge of the ACK clock. Then, the PIN bit is set to "0" and I<sup>2</sup>C bus interface interrupt request is generated. **Figure 16.11** shows the timing of the I<sup>2</sup>C bus interface interrupt request generation.

The PIN bit is set to "1" in one of the following conditions:

- •When data is written to the S00 register
- •When data is written to the S20 register (when the WIT bit is set to "1" and the internal WAIT flag is set to "1")
- •When the ES0 bit in the S1D0 register is set to "0" (I<sup>2</sup>C bus interface disabled)
- •When the IHR bit in the S1D0 register is set to "1"(reset)

The PIN bit is set to "0" in one of the following conditions:

- •With completion of 1-byte data transmit (including a case when arbitration lost is detected)
- •With completion of 1-byte data receive
- •When the ALS bit in the S1D0 register is set to "0" (addressing format) and slave address is matched or general call address is received successfully in slave receive mode
- •When the ALS bit is set to "1" (free format) and the address data is received successfully in slave receive mode

## 16.5.6 Bit 5: Bus Busy Flag (BB)

The BB flag indicates the operating conditions of the bus system. When the BB flag is set to "0", a bus system is not in use and a START condition can be generated. The BB flag is set and reset based on an input signal of the SCL and SDA pins either in master mode or in slave mode. When the START condition is detected, the BB flag is set to "1". On the other hand, when the STOP condition is detected, the BB flag is set to "0". The SSC4 to SSC0 bits in the S2D0 register decide to detect between the START condition and the STOP condition. When the ES0 bit in the S1D0 register is set to "0" (I<sup>2</sup>C bus interface disabled) or when the IHR bit in the S1D0 register is set to "1" (reset), the BB flag is set to "0". Refer to 16.9 START Condition Generation Method and 16.11 STOP Condition Generation Method.




Figure 16.11 Interrupt request signal generation timing



### 16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)

This TRX bit decides a transfer direction for data communication. When the TRX bit is set to "0", receive mode is entered and data is received from a transmit device. When the TRX bit is set to "1", transmit mode is entered, and address data and control data are output to the SDAMM, synchronized with a clock generated in the SCLMM.

The TRX bit is set to "1" automatically in the following condition:

•In slave mode, when the ALS in the S1D0 register to "0" (addressing format), the AAS flag is set to "1" (address match) after the address data is received, and the received  $R/\overline{W}$  bit is set to "1"

The TRX bit is set to "0" in one of the following conditions:

- •When an arbitration lost is detected
- •When a STOP condition is detected
- •When a START condition is detected
- •When a START condition is disabled by the START condition duplicate protect function (1)
- •When the MST bit in the S10 register is set to "0"(slave mode) and a start condition is detected
- •When the MST bit is set to "0" and the ACK non-return is detected
- •When the ES0 bit is set to "0"(I<sup>2</sup>C bus interface disabled)
- •When the IHR bit in the S1D0 register is set to "1"(reset)

#### 16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

The MST bit selects either master mode or slave mode for data communication. When the MST bit is set to "0", slave mode is entered and the START/STOP condition generated by a master device are received. The data communication is synchronized with the clock generted by the master. When the MST bit is set to "1", master mode is entered and the START/STOP condition is generated.

Additionally, clocks required for the data communication are generated on the SCLMM.

The MST bit is set to "0" in one of the following conditions.

- •After 1-byte data of a master whose arbtration is lost if arbitration lost is detected
- •When a STOP condition is detected
- •When a START condition is detected
- •When a start condition is disabled by the START condition duplicate protect function (1)
- •When the IHR bit in the S1D0 register is set to "1"(reset)
- •When the ES0 bit is set to "0"(I<sup>2</sup>C bus interface disabled)

#### NOTES:

1. START condition duplicate protect function:

When the START condition is generated, after confirming that the BB flag in the S1D0 register is set to "0" (bus free), all the MST, TRX and BB flags are set to "1" at the same time. However, if the BB flag is set to "1" immediately after the BB flag setting is confirmed because a START condition is generated by other master device, the MST and TRX bits cannot be written. The duplicate protect function is valid from the rising edge of the BB flag until slave address is received. Refer to **16.9 START Condition Generation Method** for details.



## 16.6 I<sup>2</sup>C0 Control Register 1 (S3D0 register)

The S3D0 register controls the I<sup>2</sup>C bus interface circuit.

## 16.6.1 Bit 0 : Interrupt Enable Bit by STOP Condition (SIM)

The SIM bit enables the I<sup>2</sup>C bus interface interrupt request by detecting a STOP condition. If the SIM bit is set to "1", the I<sup>2</sup>C bus interface interrupt request is generated by the STOP condition detect (no need to change in the PIN flag).

## 16.6.2 Bit 1: Interrupt Enable Bit at the Completion of Data Receive (WIT)

When the WIT bit is set to "1" (enable the I2C bus interface interrupt upon completion of receiving data) while the ACK-CLK bit in the S20 register is set to "1" (ACK clock), the I<sup>2</sup>C bus interface interrupt request is generated, synchronizing with the falling edge of the last data bit clock, and the PIN bit is set to "0" (request interrupt) . Then an "L" signal is applied to the SCLMM and the ACK clock generation is controlled. **Table 16.4** and **Figure 16.12** show the interrupt generation timing and the procedure of communication restart. After the communication is restarted, the PIN bit is set to "0" again, synchronized with the falling edge of the ACK clock, and the I<sup>2</sup>C bus interface interrupt request is generated.

Table16.4 Timing of Interrupt Generation in Data Receive Mode

· ·	
I <sup>2</sup> C bus Interface Interrupt Generation Timing	Procedure of Communication Restart
1) Synchronized with the falling edge of the	Set the ACK bit in the S20 register.
last data bit clock	Set the PIN bit to "1".
	(Do not write to the S00 register. The ACK clock
	operation may be unstable.)
2) Synchronized with the falling edge of the	Set the S00 register
ACK clock	

The internal WAIT flag can be read by reading the WIT bit. The internal WAIT flag is set to "1" after writing data to the S00 register and it is set to "0" after writing to the S20 register.

Consequently, the  $I^2C$  bus interface interrupt request generated by the timing 1) or 2) can be determined. (See **Figure 16.12**)

When the data is transmitted and the address data is received immediately after the START condition, the WAIT flag remains "0" regardless of the WIT bit setting, and the I<sup>2</sup>C bus interface interrupt request is only generated at the falling edge of the ACK clock. Set the WIT bit to "0" when the ACK-CLK bit in the S20 register is set to "0" (no ACK clock).






Figure 16.12 The timing of the interrupt generation at the completion of the data receive

#### 16.6.3 Bits 2,3: Port Function Select Bits PED, PEC

If the ES0 bit in the S1D0 register is set to "1" (I<sup>2</sup>C bus interface enabled), the SDAMM functions as an output port. When the PED bit is set to "1" and the SCLMM functions as an output port when the PEC bit is set to "1". Then the setting values of P2\_0 and P2\_1 bits in the port P2 register are output to the I<sup>2</sup>C bus, regardless of he internal SCL/SDA output signals. (SCL/SDA pins are onnected to I<sup>2</sup>C bus interface circuit)

The bus data can be read by reading the port pi direction register in input mode, regardless of the setting values of the PED and PEC bits. **Table 16.5** shows the port specification.

**Table 16.5 Port specifications** 

	able fold for openingations						
Pin Name	ES9 Bit	PED Bit	P20 Port Direction Register	Function			
	0	-	0/1	Port I/O function			
P20	1	0	-	SDA I/O function			
	1	1	-	SDA input function, port output function			
Pin Name	ES0 Bit	PEC Bit	P21 Port Direction Register	Function			
	0	-	0/1	Port I/O function			
P21	1	0	-	SCL I/O function			
	1	1	-	SCL input function, port output funcion			

### 16.6.4 Bits 4,5 : SDA/SCL Logic Output Value Monitor Bits SDAM/SCLM

The SDAM/SCLM bits can monitor the logic value of the SDA and SCL output signals from the I<sup>2</sup>C bus interface circuit. The SDAM bit monitors the SDA output logic value. The SCLM bit monitors the SCL output logic value. The SDAM and SCLM bits are read-only. When write, set them to "0".

## 16.6.5 Bits 6,7: I<sup>2</sup>C System Clock Select Bits ICK0, ICK1

The ICK1 bit, ICK0 bit, the ICK4 to ICK2 bits in the S4D0 register, and the PCLK0 bit in the PCLKR register can select the system clock (VIIC) of the I<sup>2</sup>C bus interface circuit.

The  $I^2C$  bus system clock VIIC can be selected among 1/2 fIIC, 1/2.5 fIIC, 1/3 fIIC, 1/4 fIIC, 1/5 fIIC, 1/6 fIIC and 1/8 fIIC. fIIC can be selected between f1 and f2 by the PCLK0 bit setting.

Table 16.6 I<sup>2</sup>C system clock select bits

I3CK4[S4D0]	ICK3[S4D0]	ICK2[S4D0]	ICK1[S3D0]	ICK0[S3D0]	I <sup>2</sup> C system clock
0	0	0	0	0	VIIC = 1/2 f(XIN)
0	0	0	0	1	VIIC = 1/4 f(XIN)
0	0	0	1	0	VIIC = 1/8 f(XIN)
0	0	1	Х	Х	VIIC = 1/2.5 f(XIN)
0	1	0	X	Х	VIIC = 1/3 f(XIN)
0	1	1	Х	Х	VIIC = 1/5 f(XIN)
1	0	0	Х	Х	VIIC = 1/6 f(XIN)

<sup>(</sup> Do not set the combination other than the above)

### 16.6.6 Address Receive in STOP/WAIT Mode

When WAIT mode is entered after the CM02 bit in the CM0 register is set to "0" (do not stop the peripheral function clock in wait mode), the  $I^2C$  bus interface circuit can receive address data in WAIT mode. However, the  $I^2C$  bus interface circuit is not operated in STOP mode or in low power consumption mode, because the  $I^2C$  bus system clock VIIC is not supplied.



# 16.7 I<sup>2</sup>C0 Control Register 2 (S4D0 Register)

The S4D0 register controls the error communication detection.

If the SCL clock is stopped counting dring data transfer, each device is stopped, staying online. To avoid the situation, the I<sup>2</sup>C bus interface circuit has a function to detect the time-out when the SCL clock is stopped in high-level ("H") state for a specific period, and to generate an I<sup>2</sup>C bus interface interrupt request. See **Figure 16.13**.




Figure 16.13 The timing of time-out detection

### 16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE)

The TOE bit enables the time-out detection function. When the TOE bit is set to "1", time-out is detected and the I<sup>2</sup>C bus interface interrupt request is generated when the following conditions are met.

- 1) the BB flag in the S10 register is set to "1" (bus busy)
- 2) the SCL clock stops for time-out detection period while high-level ("H") signal is maintained (see **Table 16.7**)

The internal counter measures the time-out detection time and the TOSEL bit selects between two modes, long time and short time. When time-out is detected, set the ES0 bit to "0" (I<sup>2</sup>C bus interface disabled) and reset the counter.

### 16.7.2 Bit1: Time-Out Detection Flag (TOF)

The TOF flag indicates the time-out detection. If the internal counter which measures the time-out period overflows, the TOF flag is set to "1" and the I<sup>2</sup>C bus interface interrupt request is generated at the same time.

### 16.7.3 Bit2: Time-Out Detection Period Select Bit (TOSEL)

The TOSEL bit selects time-out detection period from long time mode and short time mode. When the TOSEL bit is set to "0", long time mode is selected. When it is set to "1", short time mode is selected, respectively. The internal counter increments as a 16-bit counter in long time mode, while the counter increments as a 14-bit counter in short time mode, based on the I<sup>2</sup>C system clock (VIIC) as a counter source. **Table 16.7** shows examples of time-out detection period.

Table 16.7 Examples of Time-out Detection Period (Unit: ms)

VIIC(MHz)	Long time mode	Short time mode
4	16.4	4.1
2	32.8	8.2
1	65.6	16.4

### 16.7.4 Bits 3,4,5: I<sup>2</sup>C System Clock Select Bits (ICK2-4)

The ICK4 to 2 bits, ICK1 and ICK0 bits in the S3D0 register, and the PCLK0 bit in the PCLKR register select the system clock (VIIC) of the I<sup>2</sup>C bus interface circuit. See **Table 16.6** for the setting values.

### 16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN)

The SCPIN bit monitors the stop condition detection interrupt. The SCPIN bit is set to "1" when the  $I^2C$  bus interface interrupt is generated by detecting the STOP condition. When this bit is set to "0" by program, it becomes "0". However, no change occurs even if it is set to "1".



# 16.8 I<sup>2</sup>C0 START/STOP Condition Control Register (S2D0 Register)

The S2D0 register controls the START/STOP condition detections.

### 16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4)

The SCL release time and the set-up and hold times are mesured on the base of the I<sup>2</sup>C bus system clock (VIIC). Therefore, the detection conditions changes, depending on the oscillation frequency (XIN) and the I<sup>2</sup>C bus system clock select bits. It is necessary to set the SSC4 to SSC0 bits to the appropriate value to set the SCL release time, the set-up and hold times by the system clock frequency (See **Table 16.10**). Do not set odd numbers or "000002" to the SSC4 to SSC0 bits. **Table 16.2** shows the reference value to the SSC4 to SSC0 bits at each oscillation frequency in standard clock mode. The detection of START/STOP conditions starts immediately after the ES0 bit in the S1D0 register is set to "1" (I<sup>2</sup>C bus interface enabled).

### 16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP)

The The SIP bit detect the rising edge or the falling edge of the SCLMM or SDAMM to generate SCL/SDA interrupts. The SIP bit selects the polarity of the SCLMM or the SDAMM for interrupt.

### 16.8.3 Bit6: SCL/SDA Interrupt Pin Select Bit (SIS)

The SIS bit selects a pin to enable SCL/SDA interrupt.

#### NOTES:

1. The SCL/SDA interrupt request may be set when changing the SIP, SIS and ES0 bit settings in the S1D0 register. When using the SCL/SDA interrupt, set the above bits, while the SCL/SDA interrupt is disabled. Then, enable the SCL/SDA interrupt after setting the SCL/SDA bit in the IR register to "0".

### 16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL)

The STSPSEL bit selects the set-up/hold times, based on the I2C system clock cycles, when the START/ STOP condition is generated (See **Table 16.8**). Set the STSPSEL bit to "1" if the I<sup>2</sup>C bus system clock frequency is over 4MHz.



### 16.9 START Condition Generation Method

Set the MST bit, TRX bit and BB flags in the S10 register to "1" and set the PIN bit and 4 low-order bits in the S10 register to "0" simultaneously, to enter START condition standby mode, when the ES0 bit in the S1D0 register is set to "1" (I<sup>2</sup>C bus interface enabled) and the BB flag is set to "0" (bus free). When the slave address is written to the S00 register next, START condition is generated and the bit counter is reset to "0002" and 1-byte SCL signal is output. The START condition generation timing varies between standard clock mode and high-speed clock mode. See **Figure 16.16 and Table 16.8**.




Figure 16.14 Start condition generation flow chart

### 16.10 START Condition Duplicate Protect Function

A START condition is generated when verifying that the BB flag in the S10 register does not use buses. However, if the BB flag is set to "1" (bus busy) by the START condition which other master device generates immediately after the BB flag is verified, the START condition is suspended by the START condition duplicate protect function. When the START condition duplicate protect function starts, it operates as follows:

- •Disable the start condition standby setting

  If the function has already been set, first exit START condition standby mode and then set the MST and

  TRX bits in the S10 register to "0".
- •Writing to the S00 register is disabled. (The START condition trigger generation is disabled)
- •If the START condition generation is interrupted, the AL flag in the S10 register becomes "1".(arbitration lost detection)

The START condition duplicate protect function is valid between the SDA falling edge of the START condition and the receive completion of the slave address. **Figure 16.15** shows the duration of the START condition duplicate protect function.




Figure 16.15 The duration of the start condition duplicate protect function

### 16.11 STOP Condition Generation Method

When the ES0 bit in the S1D0 register is set to "1" (I<sup>2</sup>C bus interface enabled) and the MST and TRX bits in the S10 register are set to "1" at the same time, set the BB flag, PIN bit and 4 low-order bits in the S10 register to "0" simultaneously, to enter STOP condition standby mode. When dummy data is written to the S00 register next, the STOP condition is generated. The STOP condition generation timing varies between standard clock mode and high-speed clock mode. See **Figure 16.17** and **Table 16.8**.

Until the BB flag in the S10 register becomes "0" (bus free) after an instruction to generate the STOP condition is executed, do not write data to the S10 and S00 registers. Otherwise, the STOP condition waveform may not be generated correctly.

If an input signal level of the ScL pin is set to low ("L") after the instruction to generate the STOP condition is executed, a signal level of the ScL pin becomes high ("H"), and the BB flag is set to 0 (bus free), the MCU outputs an "L" signal to ScL pin.

In that case, the MCU can stop an "L" signal output to the SCL pin by generating the STOP condition, writing 0 to the ES0 bit in the S1D0 register (disabled), or writing 1 to the IHR bit in the S1D0 register (reset release).






Figure 16.16 Start condition generation timing diagram




Figure 16.17 Stop condition generation timing diagram

Table 16.8 Start/Stop generation timing table

	Start/Stop Condition Generation Select Bit	Standard Clock Mode	High-speed Clock Mode
Setup time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)
Hold time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
Tiola time	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)

### NOTE:

1. Actual time at the time of VIIC = 4MHz, The contents in () denote cycle numbers.

As mentioned above, when the MST and TRX bits are set to "1", START condition or STOP condition mode is entered by writing "1" or "0" to the BB flag in the S10 register and writing "0" to the PIN bit and 4 low-order bits in the S10 register at the same time. Then SDAMM is left open in the START condition standby mode and SDAMM is set to low-level ("L") in the STOP condition standby mode. When the S00 register is set, the START/STOP conditions are generated. In order to set the MST and TRX bits to "1" without generating the START/STOP conditions, write "1" to the 4 low-order bits simultaneously. **Table 16.9** lists functions along with the S10 register settings.

Table 16.9 S10 Register Settings and Functions

	S10 Register Settings						Function	
MST	TRX	BB	PIN	AL	AAS	AS0	LRB	FULCTION
1	1	1	0	0	0	0	0	Setting up the START condition stand by in master transmit mode
1	1	0	0	0	0	0	0	Setting up the STOP condition stand by in master transmit mode
0/1	0/1	-	0	1	1	1	1	Setting up each communication mode (refer to 16.5 I²C status register)



# 16.12 START/STOP Condition Detect Operation

Figure 16.18, Figure 16.19 and Table 16.10 show START/STOP condition detect operations. The SSC4 to SSC0 bits in the S2D0 register set the START/STOP conditions. The START/STOP condition can be detected only when the input signal of the SCLMM and SDAMM met the following conditions: the SCL release time, the set-up time, and the hold time (see Table 16.10). The BB flag in the S10 register is set to "1" when the START condition is detected and it is set to "0" when the STOP condition is detected. The BB flag set and reset timing varies between standard clock mode and high-speed clock mode. See Table 16.10.




Figure 16.18 Start condition detection timing diagram




Figure 16.19 Stop condition detection timing diagram

<b>Table 16.10</b>	Start/Stor	detection	timina	table
--------------------	------------	-----------	--------	-------

	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25µs)	4 cycles (1.0μs)
Setup time	SSC value + 1 cycle < 4.0μs (3.25μs)	2 cycles (0.5μs)
Hold time	$\frac{\text{SSC value}}{2}  \text{cycle} < 4.0 \mu \text{s} (3.0 \mu \text{s})$	2 cycles (0.5μs)
BB flag set/reset time	SSC value - 1 +2 cycles (3.375μs)	3.5 cycles (0.875μs)

### NOTES:

1. Unit: number of cycle for I<sup>2</sup>C system clock VIIC

The SSC value is the decimal notation value of the SSC4 to SSC0 btis. Do not set "0" or odd numbers to the SSC setting. The values in () are examples when the S2D0 register is set to "1816" at VIIC = 4 MHz.



### 16.13 Address Data Communication

This section describes data transmit control when a master transferes data or a slave receives data in 7-bit address format. **Figure 16.20 (1)** shows a master transmit format.




Figure 16.20 Address data communication format

### 16.13.1 Example of Master Transmit

For example, a master transmits data as shown below when following conditions are met: standard clock mode, SCL clock frequency of 100kHz and ACK clock added.

- 1) Set s slave address to the 7 high-order bits in the S0D0 register
- 2) Set "8516" to the S20 register, "0002" to the ICK4 to ICK2 bits in the S4D0 register and "0016" to the S3D0 registe to generate an ACK clock and set SCL clock frequency t 100 kHz (f1=8MHz, fIIC=f1)
- 3) Set "0016" to the S10 register to reset transmit/receive
- 4) Set "0816" to the S1D0 register to enable data communication
- 5) Confirm whether the bus is free by BB flag setting in the S10 register
- 6) Set "E016" to the S10 register to enter START condition standby mode
- 7) Set the destination address in 7 high-order bits and "0" to a least significant bit in the S00 register to generate START condition. At this time, the first byte consisting of SCL and ACK clock are automatically generated
- 8) Set a transmit data to the S00 register. At this time, SCL and an ACK clock are automatically generated
- 9) When transmitting more than 1-byte control data, repeat the above step 8).
- 10) Set "C016" in the S10 register to enter STOP condition standby mode if ACK is not returned from the slave receiver or if the transmit is completed
- 11) Write dummy data to the S00 regiser to generate STOP condition



### 16.13.2 Example of Slave Receive

For example, a slave receives data as shown below when following conditions are met: high-speed clock mode, SCL frequency of 400 kHz, ACK clock added and addressing format.

- 1) Set a slave address in the 7 high-order bits in the S0D0 register
- 2) Set "A516" to the S20 register, "0002" to the ICK4 to ICK2 bits in the S4D0 register, and "0016" to the S3D0 register to generate an ACK clock and set SCL clock frequency at 400kHz (f1=8MHz)
- 3) Set "0016" to the S10 register to reset transmit/receive mode
- 4) Set "0816" to the S1D0 register to enable data communication
- 5) When a START condition is received, addresses are compared
- 6) •When the transmitted addresses are all "0" (general call), the ADR0 bit in the S10 register is set to "1" and an I<sup>2</sup>C bus interface interrupt request signal is generated.
  - •When the transmitted addresses match with the address set in 1), the ASS bit in the S10 register is set to "1" and an I<sup>2</sup>C bus interface interrupt request signal is generated.
  - •In other cases, the ADR0 and AAS bits are set to "0" and I<sup>2</sup>C bus interface interrupt request signal is not generated.
- 7) Write dummy data to the S00 register.
- 8) After receiving 1-byte data, an ACK-CLK bit is automatically returned and an I<sup>2</sup>C bus interface interrupt request signal is generated.
- 9) To determine whether the ACK should be returned depending on contents in the received data, set dummy data to the S00 register to receive data after setting the WIT bit in te S3D0 register to "1" (enable the I<sup>2</sup>C bus interface interrupt of data receive completion). Because the I<sup>2</sup>C bus interface interrupt is generated when the 1-byte data is received, set the ACKBIT bit to "1" or "0" to output a signal from the ACKBIT bit.
- 10) When receiving more than 1-byte control data, repeat steps 7) and 8) or 7) and 9).
- 11) When a STOP condition is detected, the communication is ended.



### 16.14 Precautions

(1) Access to the registers of I<sup>2</sup>C bus interface circuit

The following is precautions when read or write the control registers of I<sup>2</sup>C bus interface circuit

•S00 register

Do not rewrite the S00 register during data transfer. If the bits in the S00 register are rewritten, the bit counter for transfer is reset and data may not be transferred successfully.

•S1D0 register

The BC2 o BC0 bits are set to "0002" when START condition is detected or when 1-byte data transfer is completed. Do not read or write the S1D0 register at this timing. Otherwise, data may be read or written unsuccessfully. **Figure 16.22** and **Figure 16.23** show the bit counter reset timing.

•S20 register

Do not rewrite the S20 register except the ACKBIT bit during transfer. If the bits in the S20 register except ACKBIT bit are rewritten, the I<sup>2</sup>C bus clock circuit is reset and data may be transferred incompletely.

•S3D0 register

Rewrite the ICK4 to ICK0 bits in the S3D0 register when the ES0 bit in the S1D0 register is set to "0" (I<sup>2</sup>C bus interface is disabled). When the WIT bit is read, the internal WAIT flag is read. Therefore, do not use the bit managing instruction(read-modify-write instruction) to access the S3D0 register.

S10 register

Do not use the bit managing instruction (read-modify-write instruction) because all bits in the S10 register will be changed, depending on the communication conditions. Do not read/write when te communication mode select bits, the MST and TRX bits, are changing their value. Otherwise, data may be read or written unsuccessfully. **Figure16.21** to **Figure 16.23** show the timing when the MST and TRX bits change.






Figure 16.21 The bit reset timing (The STOP condition detection)




Figure 16.22 The bit reset timing (The START condition detection)




Figure 16.23 Bit set/reset timing (at the completion of data transfer)

### (2) Generation of RESTART condition

In order to generate a RESTART condition after 1-byte data transfer, write "E016" to the S10 register, enter START condition standby mode and leave the SDAMM open. Generate a START condition trigger by setting the S00 register after inserting a sufficient software wait until the SDAMM outputs a high-level ("H") signal. **Figure 16.24** shows the RESTART condition generation timing.




Figure 16.24 The time of generation of RESTART condition

### (3) limitation of CPU clock

When the CM07 bit in the CM0 register is set to "1" (subclock), each register of the I<sup>2</sup>C bus interface circuit cannot be read or written. Read or write data when the CM07 bit is set to "0" (main clock, PLL clock, or on-chip oscillator clock).

# 17. Programmable I/O Ports

Note

Ports P04 to P07, P10 to P14, P34 to P37 and P95 to P97 are not available in M16C/28 (64-pin package).

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 71 lines P0, P1,P2, P3, P6, P7, P8, P9, P10 (except P94) for the 80-pin package, or 55 lines P00 to P03, P15 to P17, P2, P30 to P33, P6, P7, P8, P90 to P93, P10 for the 64-pin package. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high in sets of 4 lines. **Figures 17.1** to **17.4** show the I/O ports. **Figure 17.5** shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

# 17.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10)

Figure 17.6 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

# 17.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10)

Figure 17.7 shows the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

# 17.3 Pull-up Control Register 0 to 2 (PUR0 to PUR2 Registers)

Figure 17.8 shows the PUR0 to PUR2 registers.

Registers PUR0 to PUR2 select whether the ports, divided into groups of four ports, are pulled up or not. The ports, selected by setting the bits in registers PUR2 to PUR0 to "1" (pull-up), are pulled up when the direction registers are set to "0" (input mode). The ports are pulled up regardless of their function.

# 17.4 Port Control Register (PCR Register)

Figure 17.9 shows the port control register.

When the P1 register is read after setting the PCR0 bit in the PCR register to "1", the corresponding port latch can be read no matter how the PD1 register is set.



# 17.5 Pin Assignment Control Register (PACR)

**Figure 17.10** shows the PACR register. After reset, set bits PACR2 to PACR0 in the PACR register before a signal is input or output to each pin. When bits PACR2 to PACR0 are not set, some pins do not function as I/O ports.

Bits PACR2 to PACR0: control pins to be used

Value after reset: 0002.

To select the 80-pin package, set the bits to 0112.

To select the 64-pin package, set the bits to 0102.

U1MAP bit: controls pin assignments for the UART1 function.

To assign the UART1 function to P64/CTS1/RTS1, P65/CLK1, P66/RxD1, and P67/TxD1, set the U1MAP bit to 0 (P67 to P64).

To assign the function to P70/CTS1/RTS1, P71/CLK1, P72/RxD1, and P73/TxD1, set the U1MAP bit to 1 (P73 to P70)

The PRC2 bit in the PRCR protects the PACR register. Set the PACR register after setting the PRC2 bit in the PRCR register.

# 17.6 Digital Debounce Function

Two digital debounce function circuits are provided. Level is determined when level is held, after applying either a falling edge or rising edge to the pin, longer than the programmed filter width time. This enables noise reduction.

This function is assigned to INT5/INPC17 and NMI/SD. Digital filter width is set in the NDDR register and the P17DDR register respectively. **Figure 17.11** shows the NDDR register and the P17DDR register. Additionally, a digital debounce function is disabled to the port P17 input and the port P85 input.

Filter width: (n+1) x 1/f8 n: count value set in the NDDR register and P17DDR register

The NDDR register and the P17DDR register decrement count value with f8 as the count source. The NDDR register and the P17DDR register indicate count time. Count value is reloaded if a falling edge or a rising edge is applied to the pin.

The NDDR register and the P17DDR register can be set 0016 to FF16 when using the digital debounce function. Setting to FF16 disables the digital filter. See **Figure 17.12** for details.






Figure 17.1 I/O Ports (1)





Figure 17.2 I/O Ports (2)



**Figure 17.3 I/O Ports (3)** 




Figure 17.4 I/O Ports (4)




Figure 17.5 I/O Pins




Figure 17.6 PD0 to PD3 and PD6 to PD10 Registers




Figure 17.7 P0 to P3 and P6 to P10 Registers


# Pull-up Control Register 0 (1)

Symbol	Address	After Reset
UR0	03FC16	0016

į		Bit Symbol	Bit Name	Function	RW
		PU00	P00 to P03 pull-up	0 : Not pulled up	RW
		PU01	P04 to P07 pull-up	1 : Pulled up <sup>(1)</sup>	RW
		PU02	P10 to P13 pull-up		RW
		PU03	P14 to P17 pull-up		RW
į		PU04	P20 to P23 pull-up		RW
-		PU05	P24 to P27 pull-up		RW
į	i	PU06	P30 to P33 pull-up		RW
ί		PU07	P34 to P37 pull-up		RW


#### NOTE:

### Pull-up Control Register 1



### NOTE:

### Pull-up Control Register 2



NOTE:

1. The pin for which this bit is "1" (pulled up) and the direction bit is "0" (input mode) is pulled up.

Figure 17.8 PUR0 to PUR2 Registers

<sup>1.</sup> The pin for which this bit is "1" (pulled up) and the direction bit is "0" (input mode) is pulled up.

<sup>1.</sup> The pin for which this bit is "1" (pulled up) and the direction bit is "0" (input mode) is pulled up.




Figure 17.9 PCR Register




Figure 17.10 PACR Register





Figure 17.11 NDDR and P17DDR Registers



- setting value is reloaded.
- 5. When the P17DDR register is underflow, it stops counting and the signal output will output the same as pin input level (e.g."L").
- 6. If the pin input level (e.g., "H") and the signal output level (e.g., "L") are not matched again, the P17DDR register will start decrement again after the setting value is reloaded.
- 7. When the P17DDR register is underflow, it stops counting and the signal output will output the same as pin input level (e.g."H").
- 8. If the pin input level (e.g., "H") and the signal output level (e.g., "L") are not matched again, the P17DDR register will start decrement again after the setting value is reloaded.
- 9. Set the P17DDR register to "FF16". The P17DDR register starts counting after the setting value is reloaded. Pin input signal will be output directly.

Figure 17.12 Digital Debounce Filter

Table 17.1 Unassigned Pin Handling in Single-Chip Mode

Pin Name	Setting		
Ports P0 to P3, P6 to P10	Enter input mode and connect each pin to Vss via a resistor (pull-down); or enter output mode and leave the pins open (1,2,4)		
Хоит	Leave pin open (3)		
XIN	Connect pin to Vcc via a resistor (pull-up) (5)		
AVcc	Connect pin to Vcc		
AVSS, VREF	Connect pin to Vss		

### NOTES:

- 1. If the port enters output mode and is left open, it is in input mode before output mode is entered by program after reset. While the port is in input mode, voltage level on the pins is indeterminate and power consumption may increase. Direction register setting may be changed by noise or failure caused by noise. Configure direction register settings regulary to increase the reliability of the program.
- 2. Use the shortest possible wiring to connect the MCU pins to unassigned pins (within 2 cm).
- 3. When the external clock or Vcc is applied to the XIN pin, set the pin as written above.
- 4. In the 64-pin package, set bits PACR2, PACR1, and PACR0 in the PACR register to 0102. In the 80-pin and 85-pin packages, set bits PACR2, PACR1, and PACR0 to 0112.
- 5. When the main clock oscillation is not used, set the CM05 bit in the CM0 register to 1 (main clock stops) to reduce power consumption.




Figure 17.13 Unassigned Pins Handling

# 18. Flash Memory Version

## **18.1 Flash Memory Performance**

In the flash memory version, rewrite operation to the flash memory can be performed in three modes: CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

**Table 18.1** lists specifications of the flash memory version. (Refer to **Table 1.1** or **Table 1.2** for the items not listed in **Table 18.1**.

**Table 18.1 Flash Memory Version Specifications** 

Item		Specification	
Flash memory oper	ating mode	3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase block		See Figures 18.1 to18.4 Flash Memory Block Diagram	
Program method		In units of word	
Erase method		Block erase	
Program, erase con	trol method	Program and erase controlled by software command	
Protect method		Block 0 to block 5 are write protected by FMR16 bit. In addition, the block 0 and block 1 are write protected by bit FMR02	
Number of comman	ds	5 commands	
Program/Erase	Block 0 to 5 (program space)	100 times, 1,000 times (See Tables 1.5 and 1.6 Product Code)	
Endurance <sup>(1)</sup> Block A and B (data space) (2)		100 times, 10,000 times (See Tables 1.5 and 1.6 Product Code)	
Data Retentio		20 years (Topr = 55°C)	
ROM code protection	on	Parallel I/O and standard serial I/O modes are supported	

#### NOTES:

- 1. Program and erase endurance is defined as number of program-erase cycles per block. If program and erase endurance is n cycle (n=100, 1000, 10000), each block can be erased and programmed n cycles. For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).
- 2. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.



**Table 18.2 Flash Memory Rewrite Modes Overview** 

Flash Memory	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Rewrite Mode			
Function	Software command execution by CPU rewrites the user ROM area. EW mode 0: Rewritable in area other than flash memory EW mode 1: Rewritable in flash memory	A dedicated serial programer rewrites the user ROM area. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART	A dedicated parallel programmer rewrites the user ROM area.
Areas which can be rewritten	User ROM area	User ROM area	User ROM area
Operation mode	Single chip mode	Boot mode	Parallel I/O mode
ROM programmer	None	Serial programmer	Parallel programmer

### **18.1.1 Boot Mode**

The microcomputer enters boot mode when a hardware reset is performed while a high-level ("H") signal is applied to pins CNVss and P86 or while an "H" signal is applied to pins CNVss and P16 and a low-level ("L") signal is applied to the P85. A program in the boot ROM area is executed.

The boot ROM area is reserved. The boot ROM area stores the rewrite control program for a standard serial I/O mode before shipping. Do not rewrite the boot ROM area.



### 18.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). **Figures 18.1** to **18.4** show a block diagram of the flash memory. The user ROM area has space to store the microcomputer operation program in single-chip mode and two 2-Kbyte spaces: the block A and B.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial input/output, and parallel input/output modes.

However, to rewrite program in block 0 and 1 in CPU rewrite mode, set the FMR02 bit in the FMR0 register to "1" (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to "1" (blocks 0 to 4 rewrite enabled).

Also, to rewrite program in blocks 2 to 4 in CPU rewrite mode, set the FMR16 bit in the FMR1 register to "1" (blocks 0 to 4 rewrite enabled). When the PM10 bit in the PM1 register is set to "1" (data space access enabled), block A and B can be available for use.

The boot ROM area (4-byte) is a reserved area. This boot ROM area has a standard serial I/O mode control program stored before shipping. Do not rewrite the boot ROM area.




Figure 18.1 Flash Memory Block Diagram (ROM capacity 48K byte)




Figure 18.2 Flash Memory Block Diagram (ROM capacity 64K byte)




Figure 18.3 Flash Memory Block Diagram (ROM capacity 96K byte)




Figure 18.4 Flash Memory Block Diagram (ROM capacity 128K byte)

## 18.3 Functions To Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard input/output mode to prevent the flash memory from reading or rewriting.

### 18.3.1 ROM Code Protect Function


The ROM code protect function disables reading or changing the contents of the on-chip flash memory in parallel I/O mode. **Figure 18.5** shows the ROMCP address. The ROMCP address is located in a user ROM area. To enable ROM code protect, set the ROMCP1 bit to "002", "012", or "102" and set the bit 5 to bit 0 to "1111112".

To cancel ROM code protect, erase the block including the the ROMCP1 register in CPU rewrite mode or standard serial I/O mode.

### 18.3.2 ID Code Check Function

Use the ID code check function in standard serial input/output mode. Unless the flash memory is blank, the ID code sent from the programmer and the 7-byte ID code written in the flash memory are compared for match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID code consists of 8-bit data, starting with the first byte, into addresses, 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFFB16, 0FFFFB16, and 0FFFFB16. The flash memory must have a program with the ID code set in these addresses.





#### NOTES:

- 1. When the ROM code protect is active by the ROMCP1 bit setting, the flash memory is protected against reading or rewriting in parallel I/O mode.
- 2. Set the bit 5 to bit 0 to "11111112" when the ROMCP1 bit is set to a value other than "112". If the bit 5 to bit 0 are set to values other than "1111112", the ROM code protection may not become active by setting the ROMCP1 bit to a value other than "112".
- 3. To make the ROM code protection inactive, erase a block including the ROMCP address in standard serial I/O mode or CPU rewrite mode.
- 4. The ROMCP address is set to "FF16" when a block, including the ROMCP address, is erased.
- 5. When a value of the ROMCP address is "0016" or "FF16", the ROM code protect function is disabled.

Figure 18.5 ROMCP Address




Figure 18.6 Address for ID Code Stored

### 18.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with microcomputer mounted on a board without using the ROM writer. The program and block erase commands are executed only in the user ROM area.

When the interrupt requests are generated during the erase operation in CPU rewirte mode, the flash memory offers an erase suspend function to suspend the erase operation and process the interrupt operation. During the erase suspend function is operated, the user ROM area can be read by program.

Erase-write(EW) 0 mode and erase-write 1 mode are provided as CPU rewrite mode. **Table 18.3** lists differences between EW mode 0 and EW mode 1. One wait is required for the CPU erase-write control.

Table 18.3 EW Mode 0 and EW Mode 1

Item	EW mode 0	EW mode 1
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas where	The rewrite control program must be	The rewrite control program can be
rewrite control	transferred to any other than the flash	excuted in the user ROM area
program can be	memory (e.g., RAM) before being	
executed	executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks with the
		rewrite control program
Software command	None	Program, block erase command
Restrictions		Cannot be executed in a block having
		the rewite control program
		Read Status Register command
		Cannot be executed
Mode after programming	Read Status Register Mode	Read Array mode
or erasing		
CPU state during auto-	Operating	In a hold state (I/O ports retain the state
write and auto-erase		before the command is excuted <sup>(1)</sup>
Flash memory status	Read the FMR00, FMR06, and	Read the FMR00, FMR06, and FMR07
detection (2)	FMR07 bits in the FMR0 register	bits in the FMR0 registerby program
	by program	
	Execute the read status register	
	command to read the SR7, SR5,	
	and SR4 bits.	
Condition for transferring	Set the FMR40 and FMR41 bits in	The FMR40 bit in the FMR4 register is
to erase-suspend(3)	the FMR4 register to "1" by program.	set to "1" and the interruput request of
		an acknowledged interrupt is generated

### NOTES:

- 1. Do not generate a DMA transfer.
- 2. Block 1 and Block 0 are enabled for rewrite by setting FMR02 bit in the FMR0 register to "1" and setting FMR16 bit in the FMR1 register to "1". Block 2 to Block 5 are enabled for rewrite by setting FMR16 bit in the FMR1 register to "1".
- 3. The time, until entering erase suspend and reading flash is enabled, is maximum *td(SR-ES)* after satisfying the conditions



#### 18.4.1 EW Mode 0

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to accept software commands. EW mode 0 is selected by setting the FMR11 bit in the FMR1 register to "0".

To set the FMR01 bit to "1", set to "1" after first writing "0". The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operations is completed.

When entering the erase-suspend during the auto-erasing, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (suspend request). After waiting for td(SR-ES) and verifying the FMR46 bit is set to "1" (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to "0" (erase restart), auto-erasing is restarted.

#### 18.4.2 EW Mode 1

EW mode 1 is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1" (set to "1" after first writing "0").

The FMR0 register indicates whether or not a programming or an erasing operation is completed. Read status register cannot be read in EW mode 1.

When an erase/program command is initiated, the CPU halts all program execution until the command operation is completed or erase-suspend request is generated.

When enabling an erase-suspend function, set the FMR40 bit to "1" (erase suspend enabled) and execute block erase commands. Also, the interrupt to transfer to erase-suspend must be set enabled pre-liminarily. When entering erase-suspend after td(SR-ES) from an interrupt is requested, interrupts can be accepted.

When an interrupt request is generated, the FMR41 bit is automatically set to "1" (suspend request) and an auto-erasing is suspended. If an auto-erasing has not completed (when the FMR00 bit is "0") after an interrupt process is completed, set the FMR41 bit to "0" (erase restart) and execute block erase commands again.



## 18.5 Register Description

**Figure 18.7** shows the flash memory control register 0 and flash memory control register 1. **Figure 18.8** shows the flash memory control register 4.

## 18.5.1 Flash Memory Control Register 0 (FMR0)

#### •FMR 00 Bit

The FMR00 bit indicates the operating state of the flash memory. Its value is 0 while the program, erase, or erase-suspend command is being executed, otherwise, it is 1.

#### •FMR01 Bit

The MICROCOMPUTER can accept commands when the FMR01 bit is set to 1 (CPU rewrite mode). To set the FMR01 bit to 1, first set it to 0 and then 1. The FMR01 bit is set to 0 only by writing 0.

#### •FMR02 Bit

The combined setting of bits FMR02 and FMR16 enables program and erase in the user ROM area. See **Table 18.4** for setting details. To set the FMR02 bit to 1, first set it to 0 and then 1. The FMR02 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

#### •FMSTP Bit

The FMSTP bit initializes the flash memory control circuits and minimizes power consumption in the flash memory. Access to the on-chip flash memory is disabled when the FMSTP bit is set to 1. Set the FMSTP bit by program in a space other than the flash memory.

Set the FMSTP bit to 1 if one of the following occurs:

- •A flash memory access error occurs during erasing or programming in EW mode 0 (FMR00 bit does not switch back to 1 (ready)).
- •Low-power consumption mode or on-chip oscillator low-power consumption mode is entered.

**Figure 18.11** shows a flow chart illustrating how to start and stop the flash memory before and after entering low power mode. Follow the procedure in this flow chart.

When entering stop or wait mode while the CPU rewrite mode is disabled, do not set the FMR0 register because the on-chip flash memory is automatically turned off and turned back on when exiting.

#### •FMR06 Bit

The FMR06 bit is a read-only bit indicating an auto-program operation state. The FMR06 bit is set to 1 when a program error occurs; otherwise, it is set to 0. For details, refer to 18.8.4 Full Status Check.

#### •FMR07 Bit

The FMR07 bit is a read-only bit indicating an auto-erase operation status. The FMR07 bit is set to 1 when an erase error occurs; otherwise, it is set to 0. For details, refer to **18.8.4 Full Status Check**.

Figure 18.9 shows a EW mode 0 set/reset flowchart, Figure 18.10 shows a EW mode 1 set/reset flow-chart.



## 18.5.2 Flash Memory Control Register 1 (FMR1)

#### •FMR11 Bit

EW mode 1 is entered by setting the FMR11 bit to 1 (EW mode 1). The FMR11 bit is valid only when the FMR01 bit is set to 1.

#### •FMR16 Bit

The combined setting of bits FMR02 and FMR16 enables program and erase in the user ROM area. To set the FMR16 bit to 1, first set it to 0 and then 1. The FMR16 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

#### •FMR17 Bit

If the FMR17 bit is set to 1 (with wait state), 1 wait state is inserted when blocks A and B are accessed, regardless of the content of the PM17 bit in the PM1 register. The PM17 bit setting is reflected to access other blocks and internal RAM, regardless of the FMR17 bit setting.

Set the FMR17 bit to 1 (with wait state) to rewrite more than 100 times (U7, U9).

Table 18.4 Protection using FMR16 and FMR02

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

## 18.5.3 Flash Memory Control Register 4 (FMR4)

#### •FMR40 Bit

The erase-suspend function is enabled when the FMR40 bit is set to 1 (enabled).

#### •FMR41 Bit

When the FMR41 bit is set to 1 by program during auto-erasing in EW mode 0, erase-suspend mode is entered. In EW mode 1, the FMR41 bit is automatically set to 1 (suspend request) to enter erase-suspend mode when an enabled interrupt request is generated. Set the FMR41 bit to 0 (erase restart) to restart an auto-erasing operation.

#### •FMR46 Bit

The FMR46 bit is set to 0 during auto-erasing. It is set to 1 in erase-suspend mode.

Do not access to flash memory when the FMR46 bit is set to 0.




#### Flash Memory Control Register 0 Symbol FMR0 Address After Reset 00000012 0 0 01B7<sub>16</sub> Bit Symbol Bit Name Function RW RY/BY status flag 0: Busy (during writing or erasing) FMR00 RO 1: Ready 0: Disables CPU rewrite mode FMR01 CPU rewrite mode select bit (1) (Disables software command) RW 1: Enables CPU rewrite mode (Enables software commands) Block 0, 1 rewrite enable bit (2) Set write protection for user ROM area FMR02 (see Table 18.4) RW 0: Starts flash memory operation Flash memory stop bit (3, 5) **FMSTP** 1: Stops flash memory operation (Enters low-power consumption state RW and flash memory reset) Reserved bit Set to "0" RW (b5-b4) FMR06 Program status flag 0: Successfully completed RO 1: Completion error 0: Successfully completed FMR07 Erase status flag RO 1: Completion error

#### NOTES:

- 1. To set the FMR01 bit to "1", write "1" to this bit immdediately after writing "0". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1". Set this bit while the P85/NMI/SD pin is held "H" when selecting the NMI function. Set by program in a space other than the flash memory in EW mode 0. Set this bit to read alley mode and "0"
- 2. To set the FMR02 bit to "1", write "1" to this bit immediately after writing "0" while the FMR01 bit is set to "1". Do not generate an interrupt or a DMA transfer between setting this bit to "0" and setting it to "1".
- 3. Set this bit in a space other than the flash memory by program. When this bit is set to "1", access to flash memory will be denied. To set this bit to "0" after setting it to "1", wait for 10 usec. or more after setting it to "1". To read data from flash memory after setting this bit to "0", maintain tps wait time before accessing flash memory.

  4. This bit is set to "0" by executing the clear status command.
- 5. This bit is enabled when the FMR01 bit is set to "1" (CPU rewrite mode). If the FMR01 bit is set to 0", this bit can be set to "1" by writing "1" to the FMR01 bit. However, the flash memory does not enter low-power consumption status and it is not initialized.

#### Flash Memory Control Register 1



- 1. To set the FMR11 bit to "1", write "1" to this bit immediately after writing "0" while the FMR01 bit is set to "1". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1".Set this bit while the P85/NMI/SD pin is held "H" when the NMI function is selected. If the FMR01 bit is set to "0", the FMR01 bit and FMR11 bit are both set to "0".

  2. To set the FMR16 bit to "1", write "1" to this bit immediately after writing "0" while the FMR01 bit is set to
- '1". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1".
- 3. When rewriting more than 100 times, set this bit to "1" (with wait state). When the FMR17 bit is set to "1"(with wait state), regardless of the PM17 bit setting, 1 wait state is inserted when accessing to blocks A and B. The PM17 bit setting is enabled, regardless of the FMR17 bit setting, as to the access to other block and the internal RAM.

Figure 18.7 FMR0 and FMR1 Registers




Figure 18.8 FMR4 Register




Figure 18.9 Setting and Resetting of EW Mode 0




Figure 18.10 Setting and Resetting of EW Mode 1




Figure 18.11 Processing Before and After Low Power Dissipation Mode

## 18.6 Precautions in CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

### 18.6.1 Operation Speed

When the CPU clock source is the main clock, set the CPU clock frequency at 10 MHz or less with the CM06 bit in the CM0 register and the CM17 and CM16 bits in the CM1 register, before entering CPU rewrite mode (EW mode 0 or EW mode 1). Also, when selecting f3(ROC) of a on-chip oscillator as a CPU clock source, set the ROCR3 and ROCR2 bits in the ROCR register to the CPU clock division rate at "divide-by-4" or "divide-by-8", before entering CPU rewrite mode (EW mode 0 or EW mode 1). In both cases, set the PM17 bit in the PM1 register to "1" (with wait state).

### 18.6.2 Prohibited Instructions

The following instructions cannot be used in EW mode 0 because the CPU tries to read data in the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

## 18.6.3 Interrupts

#### EW Mode 0

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area
- The NMI and watchdog timer interrupts are available since the FMR0 and FMR1 registers are forcibly reset when either interrupt occurs. However, the interrupt program, which allocates the jump addresses for each interrupt routine to the fixed vector table, is needed. Flash memory rewrite operation is aborted when the NMI or watchdog timer interrupt occurs. Set the FMR01 bit to "1" and execute the rewrite and erase program again after exiting the interrupt routine.
- The address match interrupt can not be used since the CPU tries to read data in the flash memory. EW Mode 1
  - Do not acknowledge any interrupts with vectors in the relocatable vector table or the address match interrupt during the auto program period or auto erase period with erase-suspend function disabled.

## 18.6.4 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to "1", write "1" immediately after setting to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set it to "1". When the NMI function is selected, set the bit while an "H" signal is applied to the P85/NMI/SD pin.

## 18.6.5 Writing in the User ROM Area

#### 18.6.5.1 EW Mode 0

 If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory can not be rewritten, because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O mode.

#### 18.6.5.2 EW Mode 1

• Do not rewrite the block where the rewrite control program is stored.



## 18.6.6 DMA Transfer

In EW mode 1, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to "0". (during the auto-programming or auto-erasing).

## 18.6.7 Writing Command and Data

Write the command codes and data to even addresses in the user ROM area.

## 18.6.8 Wait Mode

When entering wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

## **18.6.9 Stop Mode**

When entering stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable the DMA transfer before setting the CM10 bit to "1" (stop mode).

## 18.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands.

- Program
- Block erase



## 18.7 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area. When writing a command code, 8 high-order bits (D<sub>15</sub>–D<sub>8</sub>) are ignored.

**Table 18.5 Software Commands** 

		First bus cycle	Э	Second bus cycle			
Command	Mode	Address	Data (D <sub>15</sub> to D <sub>0</sub> )	Mode	Address	Data (D <sub>15</sub> to D <sub>0</sub> )	
Read array	Write	Х	xxFF16				
Read status register	Write	Х	xx7016	Read	Х	SRD	
Clear status register	Write	Х	xx5016				
Program	Write	WA	xx4016	Write	WA	WD	
Block erase	Write	Х	xx2016	Write	ВА	xxD016	

SRD: Status register data (D7 to D0)

WA: Write address (However, even address)

WD: Write data (16 bits)

BA: Highest-order block address (However, even address)

X: Any even address in the user ROM area xx: 8 high-order bits of command code (ignored)

## 18.7.1 Read Array Command (FF16)

The read array command reads the flash memory.

Read array mode is entered by writing command code 'xxFF16' in the first bus cycle. Content of a specified address can be read in 16-bit unit after the next bus cycle. The microcomputer remains in read array mode until an another command is written. Therefore, contents of multiple addresses can be read consecutively.

## 18.7.2 Read Status Register Command (7016)

The read status register command reads the status register.

By writing command code 'xx7016' in the first bus cycle, the status register can be read in the second bus cycle (Refer to **18.8 Status Register**). Read an even address in the user ROM area. Do not execute this command in EW mode 1.



## 18.7.3 Clear Status Register Command (5016)

The clear status register command clears the status register to "0".

By writing 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 bits in the status register are set to "0".

## 18.7.4 Program Command (4016)

The program command writes 2-byte data to the flash memory.

Auto program operation (data program and verify) start by writing 'xx4016' in the first bus cycle and data to the write address specified in the second bus cycle. The address value specified in the first bus cycle must be the same even address as the write address secified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether an auto-programming operation has been completed. The FMR00 bit is set to "0" during the auto-program and "1" when the auto-program operation is completed.

After the completion of auto-program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto-program operation has been successfully completed. (Refer to **18.8.4 Full Status Check**). Also, each block can disable programming command (Refer to **Table 18.4**).

An address that is already written cannot be altered or rewritten.

When commands other than the program command are executed immediately after executing the program command, set the same address as the write address specified in the second bus cycle of the program command, to the specified address value in the first bus cycle of the following command.

In EW mode 1, do not execute this command on the blocks where the rewrite control program is allocated.

In EW mode 0, the microcomputer enters read status register mode as soon as the auto-program operation starts and the status register can be read. The SR7 bit in the status register is set to "0" as soon as the auto-program operation starts. This bit is set to "1" when the auto-program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of the auto-program operation, the status register indicates whether or not the auto-program operation has been successfully completed.




Figure 18.12 Flow Chart of Program Command

#### 18.7.5 Block Erase

Auto erase operation (erase and verify) start in the specified block by writing 'xx2016' in the first bus cycle and 'xxD016' to the highest-order even addresse of a block in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether the auto-erase operation has been completed.

The FMR00 bit is set to "0" (busy) during the auto-erase and "1" (ready) when the auto-erase operation is completed.

When using the erase-suspend function in EW mode 0, verify whether a flash memory has entered erase suspend mode, by the FMR46 bit in the FMR4 register. The FMR46 bit is set to "0" during auto-erase operation and "1" when the auto-erase operation is completed (entering erase-suspend).

After the completion of an auto-erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto-erase operation has been successfully completed. (Refer to **18.8.4 Full Status Check**). Also, each block can disable erasing. (Refer to **Table 18.4**).

**Figure 18.13** shows a flow chart of the block erase command programming when not using the erase-suspend function. **Figure 18.14** shows a flow chart of the block erase command programming when using an erase-suspend function.

In EW mode 1, do not execute this command on the block where the rewrite control program is allocated. In EW mode 0, the microcomputer enters read status register mode as soon as the auto-erase operation starts and the status register can be read. The SR7 bit in the status register is set to "0" at the same time the auto-erase operation starts. This bit is set to "1" when the auto-erase operation is completed. The microcomputer remains in read status register mode until the read array command is written.

When the erase error occurs, execute the clear status register command and block erase command at leaset three times until an erase error does not occur.




Figure 18.13 Flow Chart of Block Erase Command (when not using erase suspend function)




Figure 18.14 Block Erase Command (at use erase suspend)

## 18.8 Status Register

The status register indicates the operating status of the flash memory and whether or not erase or program operation is successfully completed. The FMR00, FMR06, and FMR07 bits in the FMR0 register indicate the status of the status register.

#### Table 18.6 lists the status register.

In EW mode 0, the status register can be read in the following cases:

- (1) Any even address in the user ROM area is read after writing the read status register command
- (2) Any even address in the user ROM area is read from when the program or block erase command is executed until when the read array command is executed.

## 18.8.1 Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the flash memory operating status. It is set to "0" (busy) while the auto-program and auto-erase operation is being executed and "1" (ready) as soon as these operations are completed. This bit indicates "0" (busy) in erase-suspend mode.

## 18.8.2 Erase Status (SR5 and FMR07 Bits)

Refer to 18.8.4 Full Status Check.

## 18.8.3 Program Status (SR4 and FMR06 Bits)

Refer to 18.8.4 Full Status Check.

Table 18.6 Status Register

Bits in the	Bits in the FMR0	Status name	Cor	ntents	Value after
SRD register	register	Otatus mame	"0"	"1"	reset
SR7 (D7)	FMR00	Sequence status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Completed normally	Terminated by error	0
SR4 (D4)	FMR06	Program status	Completed normally	Terminated by error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

- D7 to D0: Indicates the data bus which is read out when executing the read status register command.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the clear status register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to "1", the program and block erase command are not accepted.



#### 18.8.4 Full Status Check

If an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating a specific error. Therefore, execution results can be comfirmed by verifying these status bits (full status check).

**Table 18.7** lists errors and FMR0 register state. **Figure 18.15** shows a flow chart of the full status check and handling procedure for each error.

Table 18.7 Errors and FMR0 Register Status

FMR0 I	Register					
(SRD re	egister)					
sta	atus	Error	Error occurrence condition			
FMR07 FMR06						
(SR5)	(SR4)					
1	1	Command	An incorrect commands is written			
	sequence erro		• A value other than 'xxD016' or 'xxFF16' is written in the secon			
			bus cycle of the block erase command (1)			
			When the block erase command is executed on an protected block			
			When the program command is executed on protected blocks			
1	0	Erase error	The block erase command is executed on an unprotected block			
			but the program operation is not successfully completed			
0	1	Program error	The program command is executed on an unprotected block but			
			the program operation is not successfully completed			

<sup>1.</sup> The flash memory enters read array mode by writing command code 'xxFF16' in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.




Figure 18.15 Full Status Check and Handling Procedure for Each Error

## 18.9 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/28 group can be used to rewrite the flash memory user ROM area, while the microcomputer is mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instruction.

**Table 18.8** lists pin description (flash memory standard serial input/output mode). **Figures 18.16** and **18.17** show pin connections for standard serial input/output mode.

## 18.9.1 ID Code Check Function

The ID code check function determines whether or not the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **18.3 Functions To Prevent Flash Memory from Rewriting**.)



Table 18.8 Pin Descriptions (Flash Memory Standard Serial I/O Mode)

Pin	Name		I/O	Description
Vcc,Vss	Power input			Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss		I	Connect to Vcc pin.
RESET	Reset input		I	Reset input pin. While RESET pin is "L" level, wait for td(ROC).
XIN	Clock input		I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Xout	Clock output		0	and open XOUT pin.
AVcc, AVss	Analog power su	pply input		Connect AVss to Vss and AVcc to Vcc, respectively.
Vref	Reference voltag	e input	ı	Enter the reference voltage for AD conversion.
P00 to P07	Input port P0		I	Input "H" or "L" level signal or leave open.
P10 to P15, P17	Input port P1		I	Input "H" or "L" level signal or leave open.
P16	P16 input		I	Connect this pin to Vcc while RESET pin is "L". (2)
P20 to P27	Input port P2		I	Input "H" or "L" level signal or leave open.
P30 to P37	Input port P3		ı	Input "H" or "L" level signal or leave open.
P60 to P63	Input port P6		I	Input "H" or "L" level signal or leave open.
P64	BUSY output		0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitor signal output pin for boot program operation check
P65	SCLK input		ı	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66	RxD input		ı	Serial data input pin
P67	TxD output		0	Serial data output pin <sup>(1)</sup>
P70 to P77	Input port P7		I	Input "H" or "L" level signal or leave open.
P80 to P84, P87	Input port P8		ı	Input "H" or "L" level signal or leave open.
P85	RP input		I	Connect this pin to Vss while RESET pin is "L". (2)
P86	CE input		ı	Connect this pin to Vcc while RESET pin is "L". (2)
P90 to P91, P95 to P97	Input port P9		I	Input "H" or "L" level signal or leave open.
P92	Input port P92		I	Input "H" or "L" level signal or leave open.
P93	Input port P93	128K	I/O	Output "H" level signal for specific time. Input "H" level signal or leave open.
. 55	par poir i oo	others	I	Input "H" or "L" level signal or leave open.
P100 to P107	Input port P10		ı	Input "H" or "L" level signal or leave open.

- 1. When using standard serial I/O mode 1, to input "H" to the TxD pin is necessary while the RESET pin is held "L". Therefore, connect this pin to Vcc via a resistor. Adjust the pull-up resistor value on a system not to affect a data transfer after reset, because this pin changes to a data-output pin
- 2. Set the following, either or both.
  - -Connect the  $\overline{\text{CE}}$  pin to Vcc.
  - -Connect the  $\overline{RP}$  pin to VSS and P16 pin to Vcc.






Figure 18.16 Pin Connections for Serial I/O Mode (1)





Figure 18.17 Pin Connections for Serial I/O Mode (2)

## 18.9.2 Example of Circuit Application in Standard Serial I/O Mode

**Figure 18.18** shows an example of a circuit application in standard serial I/O mode 1 and **Figure 18.19** shows an example of a circuit application in standard serial I/O mode 2. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.



- (1) Controlling pins and external circuits vary with the serial programmer. For more information, refer to the user's manual included with the serial programmer.
- (2) In this example, a selector controls the input voltage applied to CNVss to switch between single-chip mode and standard serial I/O mode.
- (3) In standard serial input/output mode 1, if the user reset signal becomes "L" while the microcomputer is communicating with the serial programmer, break the connection between the user reset signal and the RESET pin using a jumper switch.

- 1. Set the following, either or both.
  - Connect the <u>CE</u> pin to Vcc
  - Connect the RP pin to Vss and the P16 pin to Vcc

Figure 18.18 Circuit Application in Standard Serial I/O Mode 1




Figure 18.19 Circuit Application in Standard Serial I/O Mode 2

## 18.10 Parallel I/O Mode

In parallel input/output mode, the user ROM can be rewritten by a parallel programmer supporting the M16C/28 group. Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

### 18.10.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read or rewritten. (Refer to **18.3** Functions To Prevent Flash Memory from Rewriting).



# 19. Electrical Characteristics

The electrical characteristics of the M16C/28 Group Normal-ver. are listed below.

**Table 19.1 Absolute Maximum Ratings** 

Symbol		Parameter		Condition	Value	Unit
Vcc	Supply Voltage			$V\infty = AV\infty$	-0.3 to 6.5	V
AV∞	Analog Supply \	/oltage		$V\infty = AV\infty$	-0.3 to 6.5	V
Vı	Input Voltage	P00 to P07, P10 to P17, F	P20 to P27,			
		P30 to P37, P60 to P67, F	P70 to P77,			
		P80 to P87, P90 to P93, F	P95 to P97,		-0.3 to V∞+ 0.3	V
		P10 <sub>0</sub> to P10 <sub>7</sub> ,				
		XIN, Vref, RESET, CNVs	SS			
Vo	Output Voltage	P0o to P07, P1o to P17, F	P20 to P27,			
		P30 to P37, P60 to P67, F	P70 to P77,			
		P80 to P87, P90 to P93, F	P95 to P97,		-0.3 to V∞+ 0.3	V
		P10 <sub>0</sub> to P10 <sub>7</sub> ,				
		Хоит				
Pd	Power Dissipation	on		-40 <u>&lt;</u> Topr <u>&lt;</u> 85° C	300	mW
		during CPU operation			-20 to 85 / -40 to 85 <sup>(1)</sup>	° C
Topr	Operating Ambient	during flash memory	Program Space (Block 0 to Block 5)		0 to 60	°C
Temperature	program and erase operation	Data Space (Block A, Block B)		0 to 60 / -20 to 85 / -40 to 85 <sup>(1)</sup>	° C	
Tstg	Storage Temper	ature			-65 to 150	° C


## NOTE:


1. Refer to Tables 1.5 and 1.6 Product Code.

Table 19.2 Recommended Operating Conditions (1)

Comple ed					Star	ndard	Linit
Symbol		Pi	arameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage			2.7		5.5	V
ΑVœ	Analog Supply Vo	ltage			Vœ		V
Vss	Supply Voltage				0		V
AVss	Analog Supply Vo	ltage			0		V
ViH	Input High ("H") Voltage		D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107	0.7Vcc		Vœ	V
		XIN, RESET, CN	IVSS	0.8V∞		Vα	V
		SDAMM, SCLMM	When I <sup>2</sup> C bus input level is selected	0.7V∞		Vα	V
		SDAIWW, SCLIWW	When SMBUS input level is selected	1.4		Vα	V
VIL	Input Low ("L") Voltage	1	D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107	0		0.3 V∞	V
		XIN, RESET, CN	IVSS	0		0.2 V∞	V
	SDAMM, SCLMM		When I <sup>2</sup> C bus input level is selected	0		0.3 V∞	V
		,	When SMBUS input level is selected	0		0.6	V
OH(peak)	Peak Output High ("H") Current		D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107			-10.0	mA
IOH(avg)	Average Output High ("H") Current		D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107			-5.0	mA
IOL(peak)	Peak Output Low ("L") Current	P00 to P07, P10 to	D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107			10.0	mA
IOL(avg)	Average Output Low ("L") Current	P0o to P07, P1o to	D P17, P20 to P27, P30 to P37, P60 to P67, D P87, P90 to P93, P95 to P97, P100 to P107			5.0	mA
f(XIN)	Main Clock Input	Oscillation Freque	$\text{ncy}^{(4)}$ $V \approx 3.0 \text{ to } 5.5 \text{ V}$	0		20	MHz
			Vcc = 2.7 to 3.0 V	0		33 X V∞-80	MHz
f(Xcin)	Sub Clock Oscilla	tion Frequency	'		32.768	50	kHz
f <sub>1</sub> (ROC)	On-chip Oscillator	Frequency 1		0.5	1	2	MHz
f2(ROC)	On-chip Oscillator	Frequency 2		1	2	4	MHz
f3(ROC)	On-chip Oscillator	Frequency 3		8	16	26	MHz
f(PLL)	PLL Clock Oscilla	tion Frequency <sup>(4)</sup>	$V \propto = 4.2 \text{ to } 5.5 \text{ V (M16C/28B)}$	10		24	MHz
			$V \propto = 3.0 \text{ to } 4.2 \text{ V (M16C/28B)}$	10		3.33 X V∞+10	MHz
			$V \propto = 3.0 \text{ to } 5.5 \text{ V (M16C/28)}$	10		20	MHz
			Vcc = 2.7  to  3.0  V	10		33 X V∞-80	MHz
f(BCLK)	CRIL Operation C	look Fraguency	M16C/28	0		20	MHz
I(DCLK)	CPU Operation C	lock Frequency	M16C/28B	0		24	MHz
tsu(PLL)	Wait Time to Stab	ilize PLL Frequen				20	ms
	Synthesizer		Vcc = 3.0 V			50	ms

- 1. Referenced to  $V\infty$  = 2.7 to 5.5 V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified.
- 2. The mean output current is the mean value within 100ms.
- 3. The total loupeak) for all ports must be 80mA or less. The total loupeak) for all ports must be -80 mA or less.
- 4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.








Table 19.3 A/D Conversion Characteristics (1)

Symbol	Parameter		Measurement Condition	5	Standard			
Gymbol	i arameter		Weasurement Condition	Min.	Тур.	Max.	Unit	
-	Resolution		VREF = VCC			10	Bits	
	Later at Nice Process	10 bit	VREF = VCC = 5 V			±3	LSB	
INL	Integral Nonlinearity Error	10 51	VREF = VCC = 3.3 V			±5	LSB	
	2.1.01	8 bit	VREF = VCC= 3.3 V, 5 V			±2	LSB	
		10 bit	VREF = VCC = 5 V			±3	LSB	
-	Absolute Accuracy	10 bit	VREF = VCC = 3.3 V			±5	LSB	
		8 bit	VREF = VCC = 3.3 V, 5 V			±2	LSB	
DNL	Differential Nonlinearity	Error				±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
RLADDER	Resistor Ladder		VREF = VCC	10		40	kΩ	
tconv	10-bit Conversion Time Sample & Hold Function	n Available	VREF = VCC = 5 V, ØAD = 10 MHz	3.3			μs	
toonv	8-bit Conversion Time Sample & Hold Function	n Available	VREF = VCC = 5 V, ØAD = 10 MHz	2.8			μs	
VREF	Reference Voltage			2.0		Vcc	V	
VIA	Analog Input Voltage			0		VREF	V	

- 1. Referenced to Vcc = AVcc = VREF = 3.3 to 5.5 V, Vss = AVss = 0 V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified.
- 2. Keep φAD frequency at 10 MHz or less. For M16C/28B, set it 12 MHz or less. Additionally, divide the fAD make φAD frequency equal to or lower than fAD/2 if Vcc is less than 4.2V.
- 3. When sample & hold function is disabled, keep φAD frequency at 250kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep φAD frequency at 1MHz or more in addition to the limitation in Note 2.
- 4. When sample & hold function is enabled, sampling time is 3/ φAD frequency. When sample & hold function is disabled, sampling time is 2/ φAD frequency.

Table 19.4 Flash Memory Version Electrical Characteristics <sup>(1)</sup>:

Program Space and Data Space for U3 and U5, Program Space for U7 and U9

Symbol	Parameter			Standard			
Symbol				Typ. <sup>(2)</sup>	Max.	Unit	
-	Program and Erase Endurance <sup>(3)</sup>		100/1000	(4, 11)		cycles	
-	Word Program Time (V∞=5.0V, Topr=25° C)			75	600	μs	
-	Block Erase Time	2-Kbyte Block		0.2	9	S	
	(V∞=5.0V, Topr=25° C)	8-Kbyte Block		0.4	9	S	
		16-Kbyte Block		0.7	9	S	
		32-Kbyte Block		1.2	9	s	
td(SR-ES)	Duration between Suspend Request and Era	se Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs	
-	Data Hold Time (5)		20			years	

## Table 19.5 Flash Memory Version Electrical Characteristics (6): Data Space for U7 and U9 (7)

Symbol	Parameter		Standard			
Syllibol	Falanielei	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
-	Program and Erase Endurance <sup>(3, 8, 9)</sup>	10000(4, 10	))		cycles	
-	Word Program Time (V∞=5.0V, Topr=25° C)		100		μs	
-	Block Erase Time (V∞=5.0V, Topr=25° C) (2-Kbyte block)		0.3		S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs	
-	Data Hold Time (5)	20			years	

#### NOTES:

- 1. Referenced to V∞=2.7 to 5.5V at Topr=0 to 60° C(program space), -40 to 85° C(data space), unless otherwise specified.
- 2. Vcc=5V; Topr=25° C
- 3. Program and erase endurance is defined as number of program-erase cycles per block. If program and erase endurance is *n* cycle (*n*=100, 1000, 10000), each block can be erased and programmed *n* cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

- 4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guaranteed).
- 5. Topr=55° C
- 6. Referenced to Vcc=2.7 to 5.5V at Top=-40 to 85° C(U7) / -20 to 85° C(U9) unless otherwise specified.
- 7. Table 19.5 applies for data space in U7 and U9 when program and erase endurance is more than 1,000 cycles. Otherwise, use Table 19.4.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. Execute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register 1 to "1" (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3 and U5; 1,000 cycles for program space in U7 and U9.
- 12. Customers desiring E/W failure rate information should contact their Renesas technical support representative.






Table 19.6 Voltage Detection Circuit Electrical Characteristics (1, 3)

Symbol	Parameter	Measurement Condition	5	Unit		
Cymbol	T diamotor	Wododromoni Gorialion	Min.	Тур.	Max.	
Vdet4	Low Voltage Detection Voltage <sup>(1)</sup>		3.2	3.8	4.45	V
Vdet3	Reset Level Detection Voltage <sup>(1)</sup>	Vcc=0.8 to 5.5V	2.3	2.8	3.4	V
Vdet3s	Low Voltage Reset Hold Voltage <sup>(2)</sup>	VCC=0.8 t0 5.5V			1.7	V
Vdet3r	Low Voltage Reset Release Voltage		2.35	2.9	3.5	V

#### NOTES:

- 1. Vdet4 >Vdet3
- 2. Vdet3s is the minmum voltage to maintain "hardware reset 2".
- 3. The voltage detection circuit is designed to use when  $V\infty$  is set to 5V.
- 4. If the supply power voltage is greater than the reset level detection voltage when the reset level detection voltage is less than 2.7V, the operation at f(BCLK) ≤ 10MHz is guranteed. However, A/D conversion, serial I/O, flash memory program and erase are excluded.

**Table 19.7 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Measurement Condition	9	Unit		
Cymbol	T didinotoi	Wicdodiomonic Condition	Min.	Тур.	Max.	J.111
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on	V∞=2.7 to 5.5V			2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on				40	μs
td(R-S)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Hardware Reset 2 Release Wait Time	Vcc=Vdet3r to 5.5V		6 <sup>(1)</sup>	20	ms
td(E-A)	Voltage Detection Circuit Operation Start Time	V∞=2.7 to 5.5V			20	μs

#### NOTES:

1. When V∞=5V




Figure 19.1 Power Supply Timing Diagram

## Table 19.8 Electrical Characteristics (1)

Symbol	ol		arameter		Condition	Standard			Unit
Symbol						Min.	Тур.	Max.	Unit
Vон				7, P30 to P37, P60 to P67,	Іон=-5mA	Vcc-2.0		Vcc	V
	("H") Voltage P70 to P77, P80 to P87, F								
Vон		Output High P00 to P07, P10 to P17,			Іон=-200μА	Vcc-0.3		Vcc	V
	(11) Voltage	P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> ,	P9₀ to P9	3, P95 to P97, P100 to P107					
	Output High (	"H") Voltage	Хоит	High Power	Iон=-1mA	Vcc-2.0		Vcc	V
Vон				Low Power	Іон=-0.5mA	Vcc-2.0		Vcc	•
VOIT	Output High (	""L"\ \/oltogo	Хсоит	High Power	No load applied		2.5		V
	Output High (	n) voltage	ACOUT	Low Power	No load applied		1.6		] V
Vol	Output Low	P00 to P07, P10 to P17,	P2 <sub>0</sub> to P2	7, P30 to P37, P60 to P67,	IoL=5mA			2.0	V
	("L") Voltage	("L") Voltage P70 to P77, P80 to P87, I		3, P95 to P97, P100 to P107					
Vol	Output Low			7, P30 to P37, P60 to P67,	IoL=200μA			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87,	P90 to P9	3, P95 to P97, P100 to P107					
	Output Law (	put Low ("L") Voltage Xou⊤ ⊢		High Power	IoL=1mA			2.0	V
	Output Low (			Low Power	IoL=0.5mA			2.0	] V
Vol		II II) 17 16	.,	High Power	No load applied		0		
	Output Low ("L") Voltage	'L") Voltage	Хсоит	Low Power	No load applied		0		V
VT+-VT-	Hysteresis	TA0in-TA4in, TB0in-TB2	Zin, INTo-I	NT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0	-CLK2, TA	\20uт-ТА4оuт, <del>KI</del> ₀- <del>KI</del> ₃,					
		RXD0-RXD2, SIN3, SIN4							
VT+-VT-	Hysteresis	RESET				0.2		2.5	V
VT+-VT-	Hysteresis	XIN				0.2		0.8	V
Іін	Input High			7, P30 to P37, P60 to P67,	Vi=5V			5.0	μΑ
	("H") Current	P70 to P77, P80 to P87,	P90 to P9	3, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
lıL	Input Low			7, P30 to P37, P60 to P67,	Vi=0V			-5.0	μΑ
	("L") Current	P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> ,	P90 to P9	3, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
RPULLUP	Pull-up	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> ,	P20 to P2	7, P30 to P37, P60 to P67,	Vi=0V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87,	P90 to P9	3, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		ΜΩ
Rfxcin	Feedback Re	sistance	Xcin				15		ΜΩ
VRAM	RAM Standby	/ Voltage			In stop mode	2.0			V
NOTES:					'				Щ

<sup>1.</sup> Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-20 to 85  $^{\circ}$  C / -40 to 85  $^{\circ}$  C, f(BCLK)=20MHz unless otherwise specified.

## Table 19.9 Electrical Characteristics (2) (1)

Symbol	nbol Parameter		Measurement Condition		Standard			Unit
Symbol	Faiaii	r drameter weastrement container		weasurement Condition	Min.	Тур.	Max.	01111
lα	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		16	23	mA
	$(V\infty = 4.0 \text{ to } 5.5 \text{ V})$	other pins are connected to Vss		On-chip oscillation f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory	f(BCLK) = 24 MHz, PLL operates (M16C/28B)		23	28	mA
				f(BCLK) = 20 MHz, main clock, no division		18	23	mA
				On-chip oscillator operates, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		12		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM <sup>(3)</sup>		25		μА
				On-chip oscillation f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode		30		μА
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM <sup>(3)</sup>		25		μА
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory <sup>(3)</sup>		450		μА
				On-chip oscillator operates, f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode		50		μА
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode <sup>(2)</sup> , Oscillation capacity high		10		μА
				f(BCLK) = 32 kHz, In wait mode <sup>(2)</sup> , Oscillation capacity low		3		μА
				In stop mode, Topr = 25° C		0.8	3	μΑ
ldet4	Low voltage detection	n dissipation currer	nt <sup>(4)</sup>			0.7	4	μΑ
ldet3	Reset level detection	n dissipation current	(4)			1.2	8	μΑ

- 1. Referenced to  $V \approx 4.2$  to 5.5 V,  $V \approx 0$  V at Topr = -20 to 85° C / -40 to 85° C, f(BCLK) = 20 MHz unless otherwise specified.
- With one timer operates, using fc2.
   This indicates the memory in which the program to be executed exists.
- 4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register

## **Timing Requirements**

(VCC = 5V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

## Table 19.10 External Clock Input (XIN input)

Symbol	Parameter	Stan	Unit	
	Falametei		Max.	Unit
tc	External Clock Input Cycle Time	50		ns
tW(H)	External Clock Input High ("H") Width	20		ns
tw(L)	External Clock Input Low ("L") Width	20		ns
tr	External Clock Rise Time		9	ns
tf	External Clock Fall Time		9	ns

## **Timing Requirements**

(VCC = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 19.11 Timer A Input (Counter Input in Event Counter Mode)

O. mak al	Parameter	Standard		l lait
Symbol		Min.	Max.	Unit
tc(TA)	TAiın input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

## Table 19.12 Timer A Input (Gating Input in Timer Mode)

	Parameter	Standard		
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAiin input LOW pulse width	200		ns

## Table 19.13 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
Symbol	raiametei		Max.	Offic
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

## Table 19.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

	<u> </u>			
Symbol	Parameter -	Standard		Linit
		Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

## Table 19.15 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Star	11.20	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiou⊤ input hold time	400		ns

## Table 19.16 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Cumphial	Davarratas	Standard		l lmit
Symbol	Parameter		Max.	Unit
tc(TA)	TAilN input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAin input setup time	200		ns



## **Timing Requirements**

(VCC = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

## Table 19.17 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter -	Standard		Linit
		Min.	Max.	Unit
tc(TB)	TBiin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBiin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

## Table 19.18 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter		Standard	
Syllibol	Falametei	Min.	Max.	Unit
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

## Table 19.19 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	UIIII
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBiln input HIGH pulse width	200		ns
tw(TBL)	TBilN input LOW pulse width	200		ns

## Table 19.20 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (required for trigger)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

#### Table 19.21 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	70		ns
th(C-D)	RxDi input hold time	90		ns

## Table 19.22 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



## **Timing Requirements**

(VCC = 5V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

Table 19.23 Multi-master I<sup>2</sup>C-Bus Line

Symbol	Parameter	Standard clock mode		High-speed clock mode		1.1
		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	Hold time in start condition	4.0		0.6		μs
tLOW	Hold time in SCL clock "0" status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	Hold time in SCL clock "1" status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	Setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 19.2 Timing Diagram (1)




Figure 19.3. Timing Diagram (2)




Figure 19.4 Timing Diagram (3)

# Table 19.24 Electrical Characteristics (1)

Symbol	Parameter		Condition	Standard			Unit		
Symbol		Falai	netei		Condition	Min.	Тур.	Max.	Oili
Vон		P00 to P07, P10 to P17, I			lo⊢=-1mA	V∞-0.5		Vα	V
	( n ) voltage	P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , I	P90 to P93	s, P95 to P97, P100 to P107					
	Output High (	put High ("H") Voltage Xолт High Power Low Power		lo⊢=-0.1mA	V∞-0.5		Vα	V	
Vон	Catput Filgir (		Io⊢=-50μA	V∞-0.5		Vα			
Vai	Output High (	"H") \/oltago	Хссит	High Power	No load applied		2.5		V
	Output High (	n ) voltage	Accor	Low Power	No load applied		1.6		\ \
VaL	Output Low	P0o to P07, P1o to P17, I	20 to P27	, P3o to P37, P6o to P67,	IoL=1mA			0.5	٧
	("L") Voltage	P70 to P77, P80 to P87, I	P90 to P93	3, P95 to P97, P100 to P107					
	Output Low /	"I ") \/oltogo	Хол	High Power	lo=0.1mA			0.5	V
VaL	Output Low ('	L ) Voltage	AWI	Low Power	Ιοι=50μΑ			0.5	) V
VOL	0	II II) \/-It	Усол Б	High Power	No load applied		0		Ţ,
	Output Low ("L") Voltage		Хсолт	Low Power	No load applied		0		V
VT+-VT-	Hysteresis	TA0in-TA4in, TB0in-TB2	IN, INTO-IN	IT5, NMI, ADTRG, CTS0-				0.8	V
		CTS2, SCL, SDA, CLK0	-CLK2, TA	200T-TA400T, KI0-KI3, RXD0-					
		RXD2, SIN3, SIN4							
VT+-VT-	Hysteresis	RESET						1.8	V
VT+-VT-	Hysteresis	XIN						0.8	V
lін	Input High			r, P30 to P37, P60 to P67,	V=3V			4.0	μΑ
	("H") Current	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
lı∟	Input Low			r, P3o to P37, P6o to P67,	VI=0V			-4.0	μΑ
	("L") Current	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
RPULLUP	Pull-up	P0o to P07, P1o to P17, I	P20 to P27	r, P30 to P37, P60 to P67,	VI=0V	50	100	500	kΩ
	Resistance	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				3.0		МΩ
Rfxan	Feedback Re	sistance	Xcin				25		МΩ
VRAM	RAM Standby	/ Voltage			In stop mode	2.0			V
INTES:					I.				

#### NOTES:

<sup>1.</sup> Referenced to Vcc=2.7 to 3.6V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=10MHz unless otherwise specified.

Table 19.25 Electrical Characteristics (2) (1)

Symbol	Parameter	neter Measurement Condition		mont Condition	Standard			Unit
Symbol	Parameter			ment condition	Min.	Тур.	Max.	Oill
lα	Power Supply Current	rent left open and	Mask ROM	f(BCLK) = 10 MHz, main clock, no division		8	12	mA
	(Vcc=2.7 to 3.6V) other pins are connected to Vss		On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		1		mA	
		F	Flash memory	f(BCLK) = 10MHz, main clock, no division		8	13	mA
				On-chip oscillation, f2(RCC) selected, f(BCLK) = 1 MHz		1		mA
	program	Flash memory program	f(BCLK) = 10 MHz, Vcc = 3.0 V		10		mA	
		Flash memory erase	f(BCLK) = 10 MHz, Vcc = 3.0 V		11		mA	
		Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, ROM <sup>(3)</sup>		20		μΑ	
			On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode		25		μА	
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM <sup>(3)</sup>		25		μА
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory <sup>(3)</sup>		450		μА
				On-chip oscillation, f <sub>2(RCC)</sub> selected, f(BCLK) = 1 MHz, In wait mode		45		μА
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode <sup>(2)</sup> , Oscillation capacity high		10		μА
				f(BCLK) = 32 kHz, In wait mode <sup>(2)</sup> , Oscillation capacity low		3		μА
				In stop mode, Topr = 25° C		0.7	3	μА
Idet4	Low voltage detec	tion dissipation cu	rrent <sup>(4)</sup>			0.6	4	μА
Idet3	Reset level detecti	on dissipation curi	rent <sup>(4)</sup>			1.0	5	μА

#### NOTES:

- 1. Referenced to  $V\infty$  = 2.7 to 3.6 V,  $V\infty$  = 0 V at Topr = -20 to 85° C/-40 to 85° C, f(BCLK) = 10 MHz unless otherwise specified.
- 2. With one timer operates, using fc32.
- 3. This indicates the memory in which the program to be executed exists.
  4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: the VC27 bit of the VCR2 register Idet3: the VC26 bit in the VCR2 register

# **Timing Requirements**

(VCC = 3V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

# Table 19.26 External Clock Input (XIN input)

Symbol	Parameter	Stan	Unit	
	Parameter		Max.	Offic
tc	External Clock Input Cycle Time	100		ns
tw(H)	External Clock Input High ("H") Width	40		ns
tw(L)	External Clock Input Low ("L") Width	40		ns
tr	External Clock Rise Time		18	ns
tf	External Clock Fall Time		18	ns

# **Timing Requirements**

(VCC = 3V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

#### Table 19.27 Timer A Input (Counter Input in Event Counter Mode)

O mark at	Parameter	Standard		1.1-21
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

#### **Table 19.28 Timer A Input (Gating Input in Timer Mode)**

		Standard		
Symbol	Parameter		Max.	Unit
tc(TA)	TAin input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

# Table 19.29 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Offic
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

#### Table 19.30 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Llait
		Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAiเท input LOW pulse width	150		ns

#### Table 19.31 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Deve states	Standard		Unit
	Parameter		Max.	
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

# Table 19.32 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Cumbal	Deventer	Standard		Unit
Symbol	Parameter		Max.	
tc(TA)	TAilN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns



#### **Timing Requirements**

(VCC = 3V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

# Table 19.33 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Developed	Standard		Linit
	Parameter		Max.	Unit
tc(TB)	TBiin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBiin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBiin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBiin input LOW pulse width (counted on both edges)	120		ns

#### Table 19.34 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter		Standard	
Syllibol			Max.	Unit
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBiin input LOW pulse width	300		ns

Table 19.35 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBiin input LOW pulse width	300		ns

#### Table 19.36 A/D Trigger Input

Symbol	Parameter	Standard		Unit
Symbol	r alametei	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (required for trigger)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 19.37 Serial I/O

Symbol	Parameter -	Standard		Unit
		Min.	Max.	Ullit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 19.38 External Interrupt INTi Input

ĺ	Symbol	Parameter	Standard		Unit
l	Symbol		Min.	Max.	Offic
ĺ	tw(INH)	INTi input HIGH pulse width	380		ns
ı	tw(INL)	INTi input LOW pulse width	380		ns



# **Timing Requirements**

(VCC = 3V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

# Table 19.39 Multi-master I<sup>2</sup>C-Bus Line

Symbol	Parameter	Standard clock mode		High-speed clock mode		11.2
		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	Hold time in start condition	4.0		0.6		μs
tLOW	Hold time in SCL clock "0" status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	Hold time in SCL clock "1" status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	Setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs




Figure 19.5 Timing Diagram (1)




Figure 19.6 Timing Diagram (2)




Figure 19.7 Timing Diagram (3)

# 20. Precautions

#### 20.1 SFR

#### 20.1.1 For 80-Pin and 85-Pin Package

Set the IFSR20 bit in the IFSR2A register to "1" after reset and set the PACR2 to PACR0 bits in the PACR register to "0112".

## 20.1.2 For 64-Pin Package

Set the IFSR20bit in the IFSR2A register to "1" after reset and set the PACR2 to PACR0 bits in the PACR register to "0102".

## 22.1.3 Register Setting

Immediate values should be set in the registers containing write-only bits. When establishing a new value by modifying a previous value, write the previous value into RAM as well as the register. Change the contents of the RAM and then transfer the new value to the register.

# 20.1.4 For Flash Memory (128K+4K) Version and Mask ROM Version

When setting flash memory (128K+4K) version and Mask ROM version, follow the procedure below to set the LPCC0 and LPCC1 registers after reset.

- 1) Set the LPCC0 register to "002116"
- 2) Set the PRC0 bit in the PRCR register to "1"
- 3) Set the LPCC13 bit in the LPCC1 register to "1"
- 4) Set the PRC0 bit to "0"

Example: MOV.B #00100001b, LPCC0

BSET PRC0 ; Write enabled

MOV.B #00001000b, LPCC1 ;

BCLR PRC0 ; Write disabled







Figure 20.1 LPCC0 Register and LPCC1 Register

# 20.2 Clock Generation Circuit

# 20.2.1 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

	Symbol Parameter		Standard			
Symbol			Min.	Тур.	Max.	Unit
f(ripple)	Power supply ripple allowable frequency(Vcc)				10	kHz
Vp-p(ripple)	Power supply ripple allowable amplitude	(Vcc=5V)			0.5	V
	voltage	(Vcc=3V)			0.3	V
VCC( DV/DT )	Power supply ripple rising/falling gradient	(Vcc=5V)			0.3	V/ms
		(Vcc=3V)			0.3	V/ms



**Figure 20.2 Voltage Fluctuation Timing** 

#### 20.2.2 Power Control

- 1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
- 2. Set the MR0 bit in the TAiMR register(i=0 to 4) to "0"(pulse is not output) to use the timer A to exit stop mode.
- 3. When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode

Program Example: JMP.B L1 ; Insert JMP.B instruction before WAIT instruction L1:

FSET I ;
WAIT ; Enter wait mode
NOP ; More than 4 NOP instructions
NOP
NOP
NOP

4. When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to "1", and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to "1" (all clock stops), and, some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example: FSET I

BSET CM10 ; Enter stop mode

JMP.B L2 ; Insert JMP.B instruction

L2:

NOP ; More than 4 NOP instructions

NOP NOP



5. Wait until the main clock oscillation stabilization time, before switching the CPU clock source to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the CPU clock source to the sub clock.

#### 6. Suggestions to reduce power consumption

#### (a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A dash current may flow through the input ports in high impedance state, if the input is floating. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

#### (b) A/D converter

When A/D conversion is not performed, set the VCUT bit in ADCON1 register to "0" (no Vref connection). When A/D conversion is performed, start the A/D conversion at least 1  $\mu$ s or longer after setting the VCUT bit to "1" (Vref connection).

#### (c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

#### (d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.



# 20.3 Protection

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



# 20.4 Interrupts

# 20.4.1 Reading Address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

# 20.4.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

# 20.4.3 NMI Interrupt

- 1. The NMI interrupt is invalid after reset. The NMI interrupt becomes effective by setting to "1" the PM24 bit in the PM2 register. Set the PM24 bit to "1" when a high-level signal ("H") is applied to the NMI pin. If the PM24 bit is set to "1" when a low-level signal ("L") is applied, NMI interrupt is generated. Once NMI interrupt is enabled, it will not be disabled unless a reset is applied.
- 2. The input level of the NMI pin can be read by accessing the P8 register's P8\_5 bit.
- 3. When selecting  $\overline{\text{NMI}}$  function, stop mode cannot be entered into while input on the  $\overline{\text{NMI}}$  pin is low. This is because while input on the  $\overline{\text{NMI}}$  pin is low the CM1 register's CM10 bit is fixed to "0".
- 4. When selecting NMI function, do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. When selecting  $\overline{\text{NMI}}$  function, the low and high level durations of the input signal to the  $\overline{\text{NMI}}$  pin must each be 2 CPU clock cycles + 300 ns or more.
- 6. When using the NMI interrupt for exiting stop mode, set the NDDR register to "FF16" (disable digital debounce filter) before entering stop mode.

#### 20.4.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 20.3 shows the procedure for changing the interrupt generate factor.






Figure 20.3 Procedure for Changing the Interrupt Generate Factor

#### 20.4.5 INT Interrupt

- 1. Either an "L" level of at least tw(INL) or an "H" level of at least tw(INH) width is necessary for the signal input to pins  $\overline{\text{INT0}}$  through  $\overline{\text{INT5}}$  regardless of the CPU operation clock.
- 2. If the POL bit in the INT0IC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.
- 3. When using the INT5 interrupt for exiting stop mode, set the P17DDR register to "FF16" (disable digital debounce filter) before entering stop mode.



## 20.4.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

#### Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

#### Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, due to the internal bus and the instruction queue buffer.

# Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

```
INT_SWITCH1:

FCLR I ; Disable interrupts

AND.B #00h, 0055h ;Set the TA0IC register to 0016

NOP ;

NOP

FSET I ; Enable interrupts
```

The number of NOP instruction is as follows. PM20 = 1 (1 wait): 2, PM20 = 0 (2 waits): 3

#### Example 2:Using the dummy read to keep the FSET instruction waiting

INT\_SWITCH2:

FCLR I ; Disable interrupts

AND.B #00h, 0055h ; Set the TA0IC register to 0016

MOV.W MEM, R0 ; <u>Dummy read</u>

FSET I ; Enable interrupts

#### **Example 3:Using the POPC instruction to changing the I flag**

INT\_SWITCH3:

PUSHC FLG

FCLR I ; Disable interrupts

AND.B #00h, 0055h ; Set the TA0IC register to 0016

POPC FLG ; Enable interrupts

#### 20.4.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



# **20.5 DMAC**

# 20.5.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)

When both of the conditions below are met, follow the steps below.

- (a) Conditions
  - The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
  - A DMA request may occur simultaneously when the DMAE bit is being written.
- (b) Procedure
  - (1) Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously(1).
  - (2) Make sure that the DMAi is in an initial state<sup>(2)</sup> in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

#### NOTES:

- 1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.
  Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
- 2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is the value minus "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



#### **20.6 Timer**

#### 20.6.1 Timer A

#### 20.6.1.1 Timer A (Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
  (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).
  - Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always "FFFF16". If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.

#### 20.6.1.2 Timer A (Event Counter Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
  - Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always "FFFF16" when the timer counter underflows and "000016" when the timer counter overflows. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.



#### 20.6.1.3 Timer A (One-shot Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
  (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR
  register before setting the TAiS bit in the TABSR register to "1" (count starts).
  - Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. When setting TAiS bit to "0" (count stop), the followings occur:
  - A counter stops counting and a content of reload register is reloaded.
  - TAiout pin outputs "L".
  - After one cycle of the CPU clock, the IR bit in TAilC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When the external trigger has been selected, a maximun delay of one cycle of the count source occurs between the trigger input to TAiIN pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
  - Select one-shot timer mode after reset.
  - Change an operation mode from timer mode to one-shot timer mode.
  - Change an operation mode from event counter mode to one-shot timer mode.

    To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.
- 5. When a trigger occurs while the timer is counting, the counter reloads the reload register value, and continues counting after a second trigger is generated and the counter is decremented once. To generate a trigger while counting, space more than one cycle of the timer count source from the first trigger and generate again.
- 6. When selecting the external trigger for the count start conditions in timer A one-shot timer mode, do not generate an external trigger 300ns before the count value of timer A is set to "000016". The oneshot timer may stop counting.
- 7. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.



#### 20.6.1.4 Timer A (Pulse Width Modulation Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
  Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
  - Select the PWM mode after reset.
  - Change an operation mode from timer mode to PWM mode.
  - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
  - Stop counting.
  - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
  - When TAiout pin is output "L", both output level and the IR bit remains unchanged.
- 4. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the TA1OUT, TA2OUT and TA4OUT pins go to a high-impedance state.



#### 20.6.2 Timer B

#### 20.6.2.1 Timer B (Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR
  (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to "1" (count starts).
  - Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.

#### 20.6.2.2 Timer B (Event Counter Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR
  (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to "1" (count starts).
  - Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.

#### 20.6.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

- 1. The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 2) register before setting the TBiS bit in the TABSR register to "1" (count starts).

  Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit is set to "1" (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit in TBilC register (i=0 to 2) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit in TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit in TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.



- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

# 20.6.3 Three-phase Motor Control Timer Function

When the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forced cutoff by SD pin input (high-impedance) enabled), the INV03 bit in the INVC0 register is set to 1 (three-phase motor control timer output enabled), and a low-level ("L") signal is applied to the  $\overline{SD}$  pin while a three-phase PWM signal is output, the MCU is forced to cutoff and pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$  are placed in a high-impedance state and the INV03 bit is set to 0 (three-phase motor control timer output disabled).

To resume the three-phase PWM signal output from pins U,  $\overline{U}$ , V,  $\overline{V}$ , W, and  $\overline{W}$ , set the INV03 bit to 1 and the IVPCR1 bit to 0 (three-phase output forced cutoff disabled) after the  $\overline{SD}$  pin level becomes "H". Then set the IVPCR1 bit to 1 (three-phase output forced cutoff enabled) in order to enable the three-phase output forced cutoff function by input to the SD pin again.

The INV03 bit cannot be set to 1 while an "L" signal is input to the  $\overline{SD}$  pin. To set the INV03 bit to 1 after forcible cutoff, write 1 to the INV03 bit and read the bit to ensure that it is set to 1 by program. Then set the IVPCR1 bit to 1 after setting it to 0.



# 20.7 Timer S

# 20.7.1 Rewrite the G1IR Register

Bits in the G1IR register are not automatically set to 0 (no interrupt requested) even if a requested interrupt is acknowledged. Set each bit to 0 by program after the interrupt requests are verified.

The IC/OC interrupt is generated when any bit in the G1IR register is set to 1 (interrupt requested) after all the bits are set to 0. If conditions to generate an interrupt are met when the G1IR register holds the value other than 0016, the IC/OC interrupt request will not be generated. In order to enable an IC/OC interrupt request again, clear the G1IR register to 0016. Use the following instructions to set each bit in the G1IR register to 0.

Subject instructions: AND, BCL

Figure 20.4 shows an example of IC/OC interrupt i processing.




Figure 20.4 IC/OC Interrupt i Flow Chart

#### 20.7.2 Rewrite the ICOCiIC Register

When the interrupt request to the ICOCiIC register is generated during the instruction process, the IR bit may not be set to "1" (interrupt requested) and the interrupt request may not be acknowledged. At that time, when the bit in the G1IR register is held to "1" (interrupt requested), the following IC/OC interrupt request will not be generated. When changing the ICOCiIC register settiing, use the following instruction. Subject instructions: AND, OR, BCLR, BSET

When initializing Timer S, change the ICOCiIC register setting with the request again after setting the IOCiIC and G1IR registers to "0016".

#### 20.7.3 Waveform Generating Function

- 1. If the BTS bit in the G1BCR1 register is set to "0" (base timer is reset) when the waveform is generating and the base timer is stopped counting, the waveform output pin keeps the same output level. The output level will be changed when the base timer and the G1POj register match the setting value next time after the base timer starts counting again.
- 2. If the G1POCRj register is set when the waveform is generated, the same setting value of the IVL bit is applied to the waveform generating pin. Do not set the G1POCRj register when the waveform is generating.
- 3. When the RST1 bit in the G1BCR1 register is set to "1" (the base timer is reset by matching the G1PO0 register), the base timer is reset after two clock cycles of fBT1 when the base timer value matches the G1PO0 register value. A high-level ("H") signal is applied to the OUTC10 pin between the base timer value match to the base timer reset.

# 20.7.4 IC/OC Base Timer Interrupt

If the MCU is operated in the combination selected from Tabl e 1 for use when the RST4 bit in the G1BCR0 register is set to 1 (reset the base timer that matches the G1BTRR register) to reset the base timer, an IC/OC base timer interrupt request is generated twice.

Table 20.1 Uses of IT Bit in the G1BCR0 Register and G1BTRR Register

IT Bit in the G1BCR0 Register	G1BTRR Register		
0 (bit 15 in the base timer overflows)	07FFF16 to 0FFFE16		
1 (bit 14 in the base timer overflows)	03FFF16 to 0FFFE16 or 0BFFF16 to 0FFFE16		

The second IC/OC base timer interrupt request is generated because the base timer overflow request is generated after one fBT1 clock cycle as soon as the base timer is reset.

One of the following conditions must be met in order not to generate the IC/OC base timer interrupt request twice:

- 1) When the RST4 bit is set to 1, set the G1BTRR register with a combination other than what is listed in **Table 20.1**.
- 2) Do not reset the base timer by matching the G1BTRR register. Reset the base timer by matching the G1P00 register. In other words, do not set the RST4 bit to 1 to reset the base timer. Set the RST1 bit in the G1BCR1 register to 1 (reset the base timer that matches the G1P00 register).



# 20.8 Serial I/O

# 20.8.1 Clock-Synchronous Serial I/O

#### 20.8.1.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- 2. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the P73/RTS2/TxD1(when the U1MAP bit in PACR register is "1") and CLK2 pins go to a high-impedance state.

#### 20.8.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in UiC1 register is set to "1" (transmission enabled)
- The TI bit in UiC1 register is set to "0" (data present in UiTB register)
- If CTS function is selected, input on the CTSi pin is set to "L"

#### **20.8.1.3 Reception**

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to "1" (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to "1" and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to "1" (data present in the UiRB register), an overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to "0", and in low state if the CKPOL bit is set to "1" before the following conditions are met:
  - The RE bit in the UiC1 register is set to "1" (reception enabled)
  - The TE bit in the UiC1 register is set to "1" (transmission enabled)
  - The TI bit in the UiC1 register= "0" (data present in the UiTB register)



#### **20.8.2 UART Mode**

#### 20.8.2.1 Special Mode 1 (I<sup>2</sup>C bus Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the U2SMR4 register to "0" and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ) from "0" to "1".

#### 20.8.2.2 Special Mode 2

If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the  $\overline{RTS2}$  and CLK2 pins go to a high-impedance state.

#### 20.8.2.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

#### 20.8.3 SI/O3, SI/O4

The SOUTi default value which is set to the SOUTi pin by the SMi7 bit approximately 10ns may be output when changing the SMi3 bit from "0" (I/O port) to "1" (SOUTi output and CLK function) while the SMi2 bit in the SiC (i=3 and 4) to "0" (SOUTi output) and the SMi6 bit is set to "1" (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from "0" to "1", set the default value of the SOUTi pin by the SMi7 bit.



#### 20.9 A/D Converter

- 1. Set ADCON0 (except bit 6), ADCON1, ADCON2 and ADTRGCON registers when A/D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit in ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A/D conversion after passing 1 μs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi, AN0i, AN2i(i=0 to 7)) each and the AVss pin. Similarly, insert a capacitor between the VCC pin and the Vss pin. **Figure 20.5** is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit in the ADCON0 register is set to "1" (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)
- 6. The φAD frequency must be 10 MHz or less. For M16C/28B, set it 12 MHz or less. Without sample-and-hold function, limit the φAD frequency to 250kHz or more. With the sample and hold function, limit the φAD frequency to 1MHz or more.
- 7. When changing an A/D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.




Figure 20.5 Use of capacitors to reduce noise

- 8. If the CPU reads the AD register i (i = 0 to 7) at the same time the conversion result is stored in the AD register i after completion of A/D conversion, an incorrect value may be stored in the AD register i. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
  - When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1
     Check to see that A/D conversion is completed before reading the target AD register i. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)
  - When operating in repeat mode or repeat sweep mode 0 or 1
     Use the main clock for CPU clock directly without dividing it.
- 9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents of AD register i irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all AD register i.
- 10. When setting the ADST bit in the ADCON register to "0" to stop A/D conversion during A/D converting operation in single sweep conversion mode, A/D delayed trigger mode 0, or A/D delayed trigger mode 1, set the ADST bit to "0" after an interrupt is disabled because the A/D interrupt request may be generated.



# 20.10 Multi-master I<sup>2</sup>C bus Interface

# 20.10.1 Writing to the S00 Register

When the start condition is not generated, the SCL pin may output the short low-signal ("L") by setting the S00 register. Set the register when the SCL pin outputs an "L" signal.

# 20.10.2 AL Flag

When the arbitration lost is generated and the AL flag in the S10 register is set to "1" (detected), the AL flag can be cleared to "0" (not detected) by writing a transmit data to the S00 register. The AL flag should be cleared at the timing when master geneates the start condition to start a new transfer.



# 20.11 Programmable I/O Ports

- 1. If a low-level signal is applied to the  $\overline{SD}$  pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
- 2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.
  - Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.
- 3. When the SM32 bit in the S3C register is set to "1", the P32 pin goes to high-impedance state. When the SM42 bit in the S4C register is set to "1", the P96 pin goes to high-impedance state.
- 4. When the INV03 bit in the INVC0 register is "1"(three-phase motor control timer output enabled), an "L" input on the P85 /NMI/SD pin, has the following effect.
  - •When the TB2SC register IVPCR1 bit is set to "1" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin enabled), the U/  $\overline{U}$ / V/  $\overline{V}$ / W/  $\overline{W}$  pins go to a high-impedance state.
  - •When the TB2SC register IVPCR1 bit is set to "0" (three-phase output forcible cutoff by input on  $\overline{SD}$  pin disabled), the U/  $\overline{U}$ / V/  $\overline{V}$ / W/  $\overline{W}$  pins go to a normal port.

Therefore, the P85 pin can not be used as programmable I/O port when the INV03 bit is set to "1". When the  $\overline{SD}$  function isn't used, set to "0" (Input) in PD85 and pullup to "H" in the P85  $\overline{/NMI/SD}$  pin from outside.



# 20.12 Electric Characteristic Differences Between Mask ROM and Flash Memory Version

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



# 20.13 Mask ROM Version

# 20.13.1 Internal ROM Area

In the masked ROM version, do not write to internal ROM area. Writing to the area may increase power consumption.

#### 20.13.2 Reserved Bit

The b3 to b0 in addresses 0FFFFF16 are reserved bits. Set these bits to "11112".



# 20.14 Flash Memory Version

# 20.14.1 Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors. The b3 to b0 in address 0FFFFF16 are reserved bits. Set these bits to "11112".

# 20.14.2 Stop Mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled) and disabling the DMA transfer.

#### 20.14.3 Wait Mode

When the microcomputer enters wait mode, excute the WAIT instruction after setting the FMR01 bit to "0"(CPU rewrite mode disabled).

#### 20.14.4 Low Power Dissipation Mode, On-Chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase

#### 20.14.5 Writing Command and Data

Write the command code and data at even addresses.

## 20.14.6 Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

#### 20.14.7 Operation Speed

When CPU clock source is main clock, before entering CPU rewrite mode (EW mode 0 or 1), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, when CPU clock is f3(ROC) on-chip oscillator clock, before entering CPU rewrite mode (EW mode 0 or 1), set the ROCR3 to ROCR2 bits in the ROCR register to "divide by 4" or "divide by 8". On both cases, set the PM17 bit in the PM1 register to "1" (with wait state).

#### 20.14.8 Instructions Inhibited Against Use

The following instructions cannot be used in EW mode 0 because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction



#### 20.14.9 Interrupts

#### EW Mode 0

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register
  are initialized when one of those interrupts occurs. The jump addresses for those interrupt service
  routines should be set in the fixed vector table.
  - Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced. EW Mode 1
  - Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or auto erase period with erase-suspend function disabled.
  - The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.
    - Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

#### 20.14.10 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to "1", set the subject bit to "1" immediately after setting to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". When the PM24 bit is set to "1" ( $\overline{\text{NMI}}$  funciton), apply a high-level ("H") signal to the  $\overline{\text{NMI}}$  pin to set those bits.

#### 20.14.11 Writing in the User ROM Area

#### EW Mode 0

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

#### EW Mode 1

• Avoid rewriting any block in which the rewrite control program is stored.

#### 20.14.12 DMA Transfer

In EW mode 1, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register is set to "0"(during the auto program or auto erase period).

#### 20.14.13 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, and Block Erase).

The software commands are aborted by hardware reset 1, hardware reset 2,  $\overline{\text{NMI}}$  interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.



#### 20.14.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

#### 20.14.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products (U7, U9)

If the number of Block A or B E/W cycle is already known to exceed 100, set the FMR17 bit in the FMR1 register to "1" (one wait) after reset. When the FMR17 bit is set to "1", one wait state is inserted per access to Block A or B, regardless of the value of the PM17 bit in the PM1 register. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17, regardless of the setting of FMR17.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewrite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used and limiting the number of erasure.

#### 20.14.16 Boot Mode

An indeterminate value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin.

When setting the CNVss pin to "H", the following procedure is required:

- (1) Apply an "L" signal to the  $\overline{RESET}$  pin and the CNVss pin.
- (2) Bring Vcc to more than 2.7V, and wait at least 2msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the  $\overline{\mathsf{RESET}}$  pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.

#### 20.14.17 Standard Serial I/O Mode

In flash memory version (128 K + 4 K), a high-level ("H") signal is output from P93 for certain period of time in standard serial I/O mode. In standard serial I/O mode, input an "H" signal to P93 or leave the port open.



#### **20.15 Noise**

Connect a bypass capacitor (approximately  $0.1\mu F$ ) across the Vcc and Vss pins using the shortest and thicker possible wiring. **Figure 20.6** shows the bypass capacitor connection.




Figure 20.6 Bypass Capacitor Connection

#### 20.15.1 Trace of Print Board (85-pin Package)

Creat a layout with thick lines as shown in **Figure 20.7** for the trace around clock pins on the print board to avoid the effect of noise input from other pins to the clock pins (XIN, XOUT, XCIN, XCOUT).





Figure 20.7 Recommended Print Board Trace around Clock Pins


## 20.16 Instruction for a Device Use


When handling a device, extra attention is necessary to prevent it from crashing during the electrostatic discharge period.



## **Appendix 1. Package Dimensions**







# **Appendix 2. Functional Comparison**

### Appendix 2.1 Difference between M16C/28 Group Normal-ver. and M16C/28 Group T-ver./V-ver. (1)

Item	Description	M16C/28 (Normal-ver.)	M16C/28 (T-ver./V-ver.)
Clock Generation Circuit	Clock output function (function of b1 to b0 bits in the CM0 register)	Not available (reserved bit)	Available (clock output function select bit)
Reset	Low Voltage Detect Circuit (function of 001916, 001A16, 001F16)	Available (voltage detect register 1, voltage detect register 2, low voltage detect interrupt register)	Not available (reserved register)
Three-phase Motor Control Timer	Three-phase port switching function (function of 035816)	Not available (reserved register)	Available (port function select register)
A/D	Number of A/D input pin	24 channels (excluding AN30 to AN32)	27 channels (including AN30 to AN32)
	Delayed trigger mode 0	Not available in the 1st chip version and chip version A	Available
	Delayed trigger mode 1	Not available in the 1st chip version and chip version A	Available
CRC Calculation	Available (compatible to CRC-CCITT and CRC-16 methods)	Not available (all related registers are reserved registers)	Available (1 circuit)
Pin Function	3 pins (80-pin/85-pin package), 64 pins (64-pin package.)	P92/TB2IN	P92/AN32/TB2IN
	4 pins (80-pin package), 1 pin (64-pin package)	P91/TB1IN	P91/AN31/TB1IN
	5 pins (80-pin package), 2 pins (64-pin package)	P90/TB0IN	P90/AN30/TB0IN/CLKout
Flash Memory	P93 in standard serial I/O mode	I (other than 128 Kbyte version) I/O (128 Kbyte version)	1

I: Input O: Output I/O: Input and output

#### NOTE:

Since the M16C/28 Group uses the common emulator used in the M16C/29 Group, all the functions are available for M16C/28. When evaluating M16C/28 Group, do not access to the SFR which is not built-in the M16C/28 Gorup. Refere to hardware manual for details and electrical characteristics.

## Appendix 2.2 Difference between M16C/28 Group and M16C/29 Group (Normal-ver.) (1)

Item	Description	M16C/28(Normal-ver.)	M16C/29(Normal-ver.)	
Clock Generation Circuit	Clock output function (function of b1 to b0 bits in the CM0 register)	Not available (reserved bit)	Available (clock output function select bit)	
Protection	Function of the PRC0 bit	Enable to set the CM0, CM1, CM2, POCR, PLC0 and PCLKR registers	Enable to set the CM0, CM1, CM2, POCR, PLC0, PCLKR and CCLKR registers	
Interrupt	The IFSR20 bit setting in the IFSR2A register	Set to 1	Set to 0	
	The b1 bit in the IFSR2A register	Not available (reseved bit)	Interrupt cause switching bit (0: A/D conversion, 1:key input)	
	The b2 bit in the IFSR2A register	Not available (reseved bit)	Interrupt cause switching bit (0: CAN0 wake-up/ error)	
	Interrupt cause in the Interrupt number 13	Key input interrupt	CAN0 error	
	Interrupt cause in the Interrupt number 14	Key input interrupt	A/D, key input interrupt	
Three-phase Motor Control Timer	Three-phase port switching function (function of 035816)	Not available (reserved register)	Available (port function select register)	
A/D	Number of A/D input pin	24 channels (excluding AN <sub>30</sub> to AN <sub>32</sub> )	27 channels (including AN <sub>30</sub> to AN <sub>32</sub> )	
	Delayed trigger mode 0	Not available in the 1st chip version and chip version A	Available	
	Delayed trigger mode 1	Not available in the 1st chip version and chip version A	Available	
CAN module	compatible to 2.0B	Not available (all related registers are reserved registers)	Available (1 channel)	
CRC Calculation	Available (compatible to CRC-CCITT and CRC-16 methods)	Not available (all related registers are reserved registers)	Available (1 circuit)	
Pin Function	2 pins (80-pin/85-pin package), 62 pins (64-pin package)	P93/AN24	P93/AN24/CTX	
	3 pins (80-pin/85-pin package), 64 pins (64-pin package)	P92/TB2iN	P92/AN32/TB2IN/CRX	
	4 pins (80-pin/85-pin package), 1 pin (64-pin package)	P91/TB1IN	P91/AN31/TB1IN	
	5 pins (80-pin/85-pin package), 2 pins (64-pin package)	P90/TB0IN	P9o/AN3o/TB0in/CLKout	
Flash Memory	P93 in standard serial I/O mode	I (other than 128 Kbyte version) I/O (128 Kbyte version)	CTX output	

I: Input O: Output I/O: Input and output

#### NOTE:



Since the M16C/28 Group uses the common emulator used in the M16C/29 Group, all the functions are available for M16C/28. When evaluating M16C/28 Group, do not access to the SFR which is not built-in the M16C/28 Gorup. Refere to hardware manual for details and electrical characteristics.

# **Register Index**

A	G1IE1 <b>145</b>
AD0 to AD7 221 ADCON0 to ADCON2 219 ADIC 73 ADSTATO 221 ADTRGCON 220 AIER 85	G1IR 144 G1PO0 to G1PO7 142 G1POCR0 to G1POCR7 141 G1TM0 to G1TM7 141 G1TMCR0 to G1TMCR7 140 G1TPR6 to G1TPR7 140
В	I
BCNIC 73 BTIC 73	ICOC0IC 73 ICOC1IC 73 ICTB2 <b>126</b> , <b>127</b>
C CM0 46 CM1 47 CM2 48 CPSRF 102, 115	IDB0 126 IDB1 126 IFSR 74, 82 IFSR2A 74 IICIC 73
D	INTOIC to INT2IC 73 INT3IC 73
D4INT 37 DAR0 92 DAR1 92 DM0CON 91	INT4IC 73 INT5IC 73 INVC0 <b>124</b> INVC1 <b>125</b>
DM0IC 73	K
DM0SL 90 DM1CON 91	KUPIC 73
DM1IC 73 DM1SL 91 DTT 126	L LPCC0 <b>351</b> LPCC1 <b>351</b>
F	N
FMR0 <b>308</b> FMR1 <b>308</b>	NDDR <b>293</b>
FMR4 309	0
G	ONSF 102
G1BCR0 137	P
G1BCR1 138 G1BT 137 G1BTRR 139 G1DV 138 G1FE 143 G1FS 143	P0 to P3 290 P17DDR 293 P6 to P10 290 PACR 172, 292 PCLKR 49
G1IE0 <b>145</b>	PCR <b>292</b>

PD0 to PD3 289 TA4 **127** PD6 to PD10 289 TA41 **127 PDRF 134 TA4MR 130** PLC0 **50** TABSR 101, 115, 129 PM2 **49** TB0 to TB2 115 PRCR 66 TB0IC to TB2IC 73 PUR0 to PUR2 291 TB0MR to TB2MR 114 TB2 129 R TB2MR 130 RMAD0 85 TB2SC 128, 222 RMAD1 85 TCR0 92 ROCR 47 TCR1 92 ROMCP 303 TRGSR 102, 129 S U S00 253 U0BRG to U2BRG 169 S0D0 252 U0C0 to U2C0 171 S0RIC to S2RIC 73 U0C1 to U2C1 172 S0TIC to S2TIC 73 U0MR to U2MR 170 S10 255 U0RB to U2RB 169 S1D0 254 U0TB to U2TB 169 S20 253 U2SMR 173 S2D0 258 U2SMR2 173 S3BRG 213 U2SMR3 174 S3C 213 U2SMR4 174 S3D0 256 **UCON 171** S3IC 73 UDF 101 S3TRR **213** S4BRG **213** S4C 213 VCR1 36 S4D0 257 VCR2 36 S4IC 73 W S4TRR **213** WDC 87 SAR0 92 SAR1 92 WDTS 87 SCLDAIC 73 Т TA0 to TA4 101 TA0IC to TA4IC 73 TAOMR to TA4MR 100 TA11 **127** TA1MR 130

TA2 **127**TA21 **127**TA2MR **130** 

Rev.	Date		Description
		Page	Summary
0.60	Feb., 04		New Document
1.00	Jul., 05	All Pages	New chapters added
			Chapter, Table and Figure numbers modified
			Words standardized: On-chip oscillator, A/D converter and D/A converter, EW
			mode 0,1, IEBus, I <sup>2</sup> C bus
			Description of T-ver./V-ver. are deleted
			Chapter sequence modified
			Overview
		1	• 1.1 Applications "motor control" added
		2, 3	Table 1.1 and 1.2 Performance Outline
			Description relating to T-ver./V-ver. are deleted, power consumption values
			modified, package type is modified, Note 3 added
		4, 5	• Figure 1.1 and 1.2 Block Diagram Block diagrams revised
		6	• 1.4 Product List description partly added
			• Figure 1.3 Product List (1) Normal-ver. Mask ROM, T and V versions deleted
			• Figure 1.4 Product Numbering System Product code, version, ROM capacity,
		_	and memory type modified
		7	Table 1.4 Product Code (Flash Memory-ver.) - M16C/28 Group Normal-ver.  added
			Figure 1.4 Marking Diagram-M16C/28 Group Normal-ver. added
		8, 9	• Figure 1.5 Pin Assignment (Top View) of 80-pin Package and Figure 1.5 Pin
			Assignment (Top View) of 80-pin Package modified
		10	• Table 1.5 and 1.6 Pin Description Description of T/V-ver.deleted, description
			of P90 to P93, P95 to P7 partially modified
			Memory
		14	Outline modified
			• Figure 3.1 Memory Map Note 2 added
			SFR
		15 - 21	"X: Nothing is mapped to this bit" modified to "X: Indeterminate"
			"?: Value indeterminate at reset" deleted
			• Register names, symbols, value after RESET of addresses 025A16,035816, de-
			leted
			Value after reset of WDTS, WDC, SAR0, DAR0, TCR0, SAR1, DAR1, TCR1,      DATA COLUMN TO COL
			DM1CON, INT3IC, ICOCOIC, ICOC1IC/IICIC, BTIC/SCLDAIC, S4IC/INT5IC,
			S3IC/INT4IC, BCNIC, DM0IC, DM1IC, KUPIC, ADIC, S2TIC, S2RIC, S0TIC, S0RIC, S1TIC, SRIC, TA0IC TO TA4IC, TB1IC, TB2IC, INT0IC to INT2IC,
			FMR1, FMR0, S00, G1TM0/G1PO0 to G1TM7/G1PO7, G1POCR0 to
			G1POCR7, G1BT, G1BTRR, G1IR, TA11, TA21, TA41, IDB0, IDB1, DTT,
			ICTB2, S3TRR, S3BRG, S4TRR, S4BRG, U2BRG, U2TB, U2RB, TA0 to TA4,
			10152, 0011(1, 005)(0, 0411(1, 045)(0, 025)(0, 0215, 02(15, 170)(0 174,,

Rev.	Date		Description
		Page	Summary
			TB0 to TB2, TB0MR to TB2MR, U0BRG, U0TB, U0RB, U1BRG, U1TB, U1RB,
			AD0 to AD7, ADTRGCON, ADSTAT0, ADCON0, P0 to P3, and P6 to P10 regis-
			ters revised
		15	Table 4.1 SFR Infromation (1) Note 3 modified
			Reset
		22	• 5.1.2 Hardware Reset 2 modified
		25	Figure 5.4 Voltage Detection Circuit Block modified
			• 5.5 Voltage Detection Circuit Note added, information partially deleted
			• (Figure 5.5.2 WDC Register) Figure deleted
		26	• Figure 5.5 VCR1 Register, VCR2 Register, and D4INT Register Voltage
			detection register 2: former note 4 deleted, b5-b4 revised; Voltage down detec-
			tion interrupt register: (4) of note 5 added
		27	Figure 5.6 Typical Operation of Hardware Reset 2 revised
		28	• 5.5.1 Voltage Detection Interrupt modified
		30	• 5.5.2 Limitations on Stop Mode modified
			• 5.5.3 Limitations on WAIT Instruction modified
			Processor Mode
		30	• Figure 6.2 PM1 Register Reserved bit map modified, note 2 modified
			Clock Generation Circuit
		35	• Figure 7.3 CM1 Register Note 6 modified
			• Figure 7.4 ROCR Register b7-b4 revised
		37	• Figure 7.6 PCLKR Register and PM2 Register PCLKR Register: PCLK0 and
			PCLK1 modified; PM2 Register: reserved bit map modified, note 2 and note 4
			modified
		39	• 7.1 Main Clock modified
		41	• 7.3 On-chip Oscillator Clock modified
		43	• 7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f2SIO, f8SIO, fAD, fC32) modified
		45	• Table 7.3 Setting Clock Related Bit and Modes modified
		46	• Table 7.4 Interrupts to Exit Wait Mode Timer S added
		47	• 7.6.3.1 Entering Stop Mode modified
		48	• Figure 7.11 State Transition to Stop Mode and Wait Mode Figure revised,
			description added, note 5 modified
		49	• Figure 7.12 State Transition in Normal Mode description added
		50	• Table 7.5 Allowed Transition and Setting note 1 and note 2 modified
			Protection
		54	NDDR register added
		F0	Interrupt
		58	• Table 9.1 Fixed Vector Tables note 2 added
		60	9.3 Interrupt Control IFSR21 bit added

Rev.	Date		Description
		Page	Summary
		64	• Figure 9.5 Time Required for Executing Interrupt Sequence note 2 added
		68	Figure 9.9 Hardware Interrupt Priority Watchdog timer added
		70	• 9.6 INT Interrupt modified
		71	• 9.7 NMI Interrupt modified
			9.8 Key Input Interrupt modified
		72	9.9 Address Match Interrupt modified
			Watchdog Timer
		74, 75	• Figure 10.1 Watchdog Timer Block Diagram and Figure 10.2 WDC Register
			and WDTS Register moved
		75	• Figure 10.2 WDC Register and WDTS Register WDC Register: note 1 and
			note 2 modified
		76	• 10.2 Cold Start/Warm Start added with Figure 10.3 Cold start/Warm start
			Operation Example
			DMAC
		77	note added
		83	• Figure 11.5 Transfer Cycles for Source Read (2) is modified
			Timer
		90	• Figure 12.5 TA0 to TA4 Registers, TABSR Register, and UDF Register
			Timer Ai Register: note 3 modified
		101	• Figure 12.12 TAiMR Register in Pulse Width Modulation Mode b2 modified,
			reserved bit map modified
		110	• Figure 12.23 TBiMR Register in A/D Trigger Mode Note 1 added
			Figure 12.24 TB2SC Register Reserved bit map modified
		111	Table 12.10 Three-phase Motor Control Timer Function Specifications
			Note 2 modified
		113	• Figure 12.26 INVC0 Register Note 1, 3, 5, 6 modified, note 10 deleted
		114	• Figure 12.27 INVC1 Register INV13 bit modified, note 2 added, note 6 modified
		115	• Figure 12.28 IDB0 Register, IDB1 Register, DTT Register, and ICCTB2 Reg-
			ister Values after reset modified, b7-6 in the ICTB2 register modified, reserved
		440	bit map for the ICTB2 register modified
		116	• Figure 12.29 TA1, TA2, TA4, TA11, TA21 and TA41 Register Values after
		447	reset modified, note 6 modified
		117	• Figure 12.30 TB2SC Register Reserved bit map modified
		100	Timer S
		126	• Figure 13.2 G1BT and G1BCR0 Register Values after reset modified,
		107	G1BCR0 Register: note 3 added
		127	• Figure 13.3 G1BCR1 Registers Value after reset modified, note 1 modified
		128	Figure 13.4 G1BTRR Register modified

Rev.	Date		Description
		Page	Summary
		129	• Figure 13.5 G1TMCR0 to G1TMCR7 Registers, and G1TPR6 to G1TPR7
			<b>Registers</b> Values afte reset modified, G1TPR6 to G1TPR7 Registers: note 2 modified
		130	• Figure 13.6 G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Reg-
			isters G1POCR0 to G1POCR7 Registers: Note 3 and 4 added
		131	• Figure 13.7 G1PO0 to G1PO7 Registers Value after reset modified
		132	• Figure 13.8 G1FS and G1FE Registers Value after reset modified, G1FE Register: note 2 added
		133	• Figure 13.9 G1IR Register Value after reset modified, note 1 modified, note 2 deleted
		134	• Figure 13.10 G1IE0 and G1IE1 Register Value after reset modified
		135	Table 13.2 Base Timer Specifications Selectable function modified
		146	• 13.5.1 Single-Phase Waveform Output Mode modified
			Table 13.8 Single-phase Waveform Output Mode Specifications Output waveform modified
		147	• Figure 13.22 Single-phase Waveform Output Mode (1)Free-running operation modified
		148	Table 13.9 Phase-delayed Waveform Output Mode Specifications Output waveform modified, note 1 deleted
		149	• Figure 13.23 Phase-delayed Waveform Output Mode (1)Free-running operation modified
		150	Table 13.10 SR Waveform Output Mode Specifications Output waveform modified
		151	• Figure 13.24 Set/reset Waveform Output Mode (1)Free-running operation modified
			Serial I/O
		154	Note added
		158	• Figure 14.4 U0TB to U2TB, U0RB to U2RB, U0BRG to U2BRG Registers U0RB to U2RB Registers: note 2 modified, U0BRG to U2BRG Registers: note 2 modified
		160	• Figure 14.6 U0C0 to U2C0, UCON Registers U0C0 to U2C0 Registers: note 4 to 6 added; UCON Register: note 2 added
		161	• Figure 14.7 U0C1 and U1C1 Registers, U2C1 Register, PACR Register PACR register: figure added
		164	Table 14.1 Clock Synchronous Serial I/O Mode Specifications Select function modified
		165	Table 14.2 Registers to Be Used and Settings in Clock Synchronous Serial  I/O Mode Registers modified
		166	Table 14.3 Pin Functions Note 1 added

Rev.	Date		Description
		Page	Summary
		166	Table 14.4 P64 Pin Functions Note 1 added
		167	• Figure 14.10 Typical transmit/receive timings in clock synchronous serial I/
			O mode Example of receive timing: figure modified
		168	• 14.1.1.1 Counter Measure for Communication Error Occurs added
		170	Figure 14.14 Transfer Clock Output From Multiple Pins Note 2 added
		171	• Figure 14.15 CTS/RTS Separate Function Usage Note 1 added
		172	Table 14.5 UART Mode Specifications Transfer clock modified
		174	Table 14.8 P64 Pin Functions in UART mode Note 1 added
		176	Figure 14.17 Receive Operation revised
			• 14.1.2.1 Bit Rates added
			Table 14.9 Example of Bit Rates and Settings added
		177	• 14.1.2.2 Counter Measure for Communication Error added
		179	Figure 14.21 CTS/RTS Separate Function Note 1 added
		180	Table 14.10 I <sup>2</sup> C bus Mode Specifications Transfer clock modified
		185	Figure 14.23 Transfer to U2RB Register and Interrupt Timing modified
		186	Figure 14.24 Detection of Start and Stop Condition modified
		187	Table 14.14 STSPSEL Bit Functions modified
		190	Table 14.15 Special Mode 2 Specifications Transfer clock modified
		194	• 14.1.5 Special Mode 3 (IEBus mode)(UART2) modified
		196	Table 14.18 SIM Mode Specifications Transfer clock modified
		198	Figure 14.31 Transmit and Receive Timing in SIM Mode revised
		202	• Figure 14.36 S3C and S4C Registers, S3BRG and S4BRG Registers, and
			S3TRR and S4TRR Registers Value after reset modified; S3C and S4C Regis-
			ters: note 4 modified
		203	• Table 14.20 SI/O3 and SI/O4 Mode Specifications Transfer clock modified
		204	Figure 14.38 Polarity of Transfer Clock modified
			A/D Converter
		206	Note added
			• Table 15.1 A/D Converter Performance Integral Nonlinearity Error modified
		210	• Figure 15.4 ADCON0 to ADCON2 Registers ADCON2 register: b2-b1 function
			modified
		211	• Figure 15.5 TB2SC Register b6-b5 modified, reserved bit area modified
		213	• Figure 15.4 ADCON0 to ADCON2 Registers in One-shot Mode ADCON2
			register: b2-b1 function modified
		215	• Figure 15.9 ADCON0 to ADCON2 Registers in Repeat Mode ADCON2 regis-
			ter: b2-b1 function modified
		217	• Figure 15.11 ADCON0 to ADCON2 Registers in Single Sweep Mode
			ADCON2 register: b2-b1 function modified

Rev.	Date		Description
		Page	Summary
		219	• Figure 15.13 ADCON0 to ADCON2 Registers in Repeat Mode 0 ADCON2
			register: b2-b1 function modified
		221	• Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Mode 1 ADCON2
			register: b2-b1 function modified
		223	Figure 15.17ADCON0 to ADCON2 Registers in Simultaneous Sample     Sweep Mode ADCON1 register: reserved bit map modified; ADCON2 register:     b2-b1 function modified
		229	• Figure 15.22 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0 Reserved bit map modified; ADCON1 register: b7-b6 modified; ADCON2 register: b2-b1 function modified
		230	• Figure 15.23 ADTRGCON Register in Delayed Trigger Mode 0 Reserved bit map modified
		235	• Figure 15.27 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1 Reserved bit map modified; ADCON1 register: b7-b6 modified; b2-b1 function modified
		236	• Figure 15.28 ADTRGON Register in Delayed Trigger Mode 1 Reserved bit map modified
		237	• 15.3 Sample and Hold modified
		238	Section deleted: [15.5 Analog Input Pin and External Sensor Equivalent Circuit Example]
			Section deteled: [15.6 Precautions of Using A/D Converter deteled]
			• 15.5 Output Impedance of Sensor under A/D Conversion added
			Multi-master I <sup>2</sup> C bus Interface
		-	Word standardized: ACK-CLK bit
			Symbol used for registers
		239	Table 16.1 Multi-master I <sup>2</sup> C bus Interface Functions I/O pin added
		242	Figure 16.3 S00 and S20 Register S00 register: Note 1 modified
		243	Figure 16.4 S1D0 Register Reserved bit map modified
		244	• Figure 16.5 S10 Register b7-b6 modified
		245	• Figure 16.6 S3D0 Register Note 1 and note 2 added, b7-b6 function modified
		246	Figure 16.7 S4D0 Register Note 1 added, reserved bit map modified
		247	• 16.1 I <sup>2</sup> C Data Shift Register (S00 Register) modified
		250	Table 16.3 Set Values of S20 Register and SCL frequency Title modified
		253	• 16.5.1 Bit 0: Last Receive Bit (LRB) modified
			<ul> <li>16.5.2 Bit 1: General call detection flag (ADR0) modified, note 1 modified</li> <li>16.5.3 Bit 2: Slave address comparison flag (AAS) modified</li> </ul>
		254	• 16.5.5 Bit 4: I <sup>2</sup> C Bus Interface Interrupt Request Bit (PIN) modified
		255	• 16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX) modified
			Bit Troy mouned

REVISION	<b>HISTORY</b>
----------	----------------

Page Summary  255 •16.5.8 Bit 7: Communication mode select bit (master/slave select bit: modified  258 •16.6.5 Bits 6, 7: I2C System Clock Select Bits ICK0, ICK1 modified  266 • Figure 16.20 Address data communication format moved  270 •(3) Limitation of CPU Clock, 16.14 Precautions modified  Programmable I/O Ports  271 •Note added  272 •17.6 Digital Debounce Function Filter width formula modified  282 • Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added  283 • Figure 17.13 Functioning of Digital Debounce Filter Title added, promote modified  284 • Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 address Memory  285 •18.1 Flash Memory Performance modified  Flash Memory  285 •18.2 Memory Map modified  292 •18.4 CPU Rewrite Mode modified  293 •18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  294 •18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  295 •18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  300 •18.6.3 Interrupts EW1 mode modified  301 •18.6.9 Stop Mode modified  302 •18.7.5 Block Erase modified  •Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  •Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
modified  258 • 16.6.5 Bits 6, 7: I2C System Clock Select Bits ICK0, ICK1 modified  266 • Figure 16.20 Address data communication format moved  270 • (3) Limitation of CPU Clock, 16.14 Precautions modified  Programmable I/O Ports  271 • Note added  272 • 17.6 Digital Debounce Function Filter width formula modified  282 • Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added  283 • Figure 17.13 Functioning of Digital Debounce Filter Title added, promote modified  284 • Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 address in Figure 17.14 Unassigned Pin Handling Note modified  285 • 18.1 Flash Memory Performance modified  286 • Table 18.1 Flash Memory Version Specifications modified, note modified  287 • 18.2 Memory Map modified  298 • 18.4 CPU Rewrite Mode modified  290 • 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  291 • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  292 • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  293 • 18.6.3 Interrupts EW1 mode modified  304 • 18.6.3 Interrupts EW1 mode modified  305 • 18.6.9 Stop Mode modified  306 • 18.6.9 Stop Mode modified  307 • 18.7.5 Block Erase modified  308 • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified	
*16.6.5 Bits 6, 7: I2C System Clock Select Bits ICK0, ICK1 modified     *Figure 16.20 Address data communication format moved     *(3) Limitation of CPU Clock, 16.14 Precautions modified     Programmable I/O Ports     *Note added     *17.6 Digital Debounce Function Filter width formula modified     *Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added     *Figure 17.13 Functioning of Digital Debounce Filter Title added, promote modified     *Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 address Memory     *18.1 Flash Memory Performance modified     *Table 18.1 Flash Memory Version Specifications modified, note modified     *18.2 Memory Map modified     *18.4 CPU Rewrite Mode modified     *18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified     *18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified     *Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified     *18.6.3 Interrupts EW1 mode modified     *18.6.3 Interrupts EW1 mode modified     *18.7.5 Block Erase modified     *Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified     *Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	it: MST)
## Figure 16.20 Address data communication format moved ## (3) Limitation of CPU Clock, 16.14 Precautions modified ## Programmable I/O Ports ## Note added ## 17.6 Digital Debounce Function Filter width formula modified ## Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added ## Figure 17.13 Functioning of Digital Debounce Filter Title added, prognote modified ## Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified ## Flash Memory ## 18.1 Flash Memory Performance modified ## 18.2 Memory Map modified ## 18.4 CPU Rewrite Mode modified ## 18.5 I Flash Memory Control Register 0 (FMR0) FMSTP Bit modified ## 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified ## 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified ## 18.5.2 Flash Memory Control Register 3 modified, reserved bit map modern from the prognomic forms of th	
• (3) Limitation of CPU Clock, 16.14 Precautions modified  Programmable I/O Ports  • Note added  • 17.6 Digital Debounce Function Filter width formula modified  • Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added  • Figure 17.13 Functioning of Digital Debounce Filter Title added, prognote modified  • Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  • 18.1 Flash Memory Performance modified  • Table 18.1 Flash Memory Version Specifications modified, note modified  • 18.2 Memory Map modified  • 18.4 CPU Rewrite Mode modified  • 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  • Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern females for the served by the modified  • 18.6.3 Interrupts EW1 mode modified  • 18.6.9 Stop Mode modified  • 18.7.5 Block Erase modified  • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
Programmable I/O Ports  271 • Note added  272 • 17.6 Digital Debounce Function Filter width formula modified  282 • Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added  283 • Figure 17.13 Functioning of Digital Debounce Filter Title added, prognote modified  284 • Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  285 • 18.1 Flash Memory Performance modified  • Table 18.1 Flash Memory Version Specifications modified, note modified  287 • 18.2 Memory Map modified  290 • 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  291 • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  292 • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  293 • Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified  300 • 18.6.3 Interrupts EW1 mode modified  301 • 18.6.9 Stop Mode modified  • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
PNote added  1772	
*17.6 Digital Debounce Function Filter width formula modified     *Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added     *Figure 17.13 Functioning of Digital Debounce Filter Title added, province modified     *Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified     *Figure 17.14 Unassigned Pin Handling Note modified     *Flash Memory     *18.1 Flash Memory Performance modified     *Table 18.1 Flash Memory Version Specifications modified, note modified     *18.2 Memory Map modified     *18.4 CPU Rewrite Mode modified     *18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified     *18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified     *Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern features for the served bit map modern features for the served bit map modern features for the served features for the served bit map modern features for the served features for the served features for the served features for the served features for the served features for the served features for the served features for the served features for the served features for the served features for the served features features for the served features for the served features for the served features for the served features	
Figure 17.12 NDDR and P17DDR Register Functions modified, P17DD ister: note 1 added  283 Figure 17.13 Functioning of Digital Debounce Filter Title added, product modified  284 Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  285 18.1 Flash Memory Performance modified  Table 18.1 Flash Memory Version Specifications modified, note modified  18.2 Memory Map modified  292 18.4 CPU Rewrite Mode modified  18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified  300 18.6.3 Interrupts EW1 mode modified  301 18.6.9 Stop Mode modified  18.7.5 Block Erase modified  Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
ister: note 1 added  *Figure 17.13 Functioning of Digital Debounce Filter Title added, product note modified  *Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Flash Memory  *Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  **18.1 Flash Memory Performance modified  *Table 18.1 Flash Memory Version Specifications modified, note modified  *18.2 Memory Map modified  *18.4 CPU Rewrite Mode modified  *18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  *18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  *Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified  *300 *18.6.3 Interrupts EW1 mode modified  *18.6.9 Stop Mode modified  *18.7.5 Block Erase modified  *18.7.5 Block Erase modified  *Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  *Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
• Figure 17.13 Functioning of Digital Debounce Filter Title added, proceed note modified  284 • Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Flash Memory  285 • 18.1 Flash Memory Performance modified • Table 18.1 Flash Memory Version Specifications modified, note modified  287 • 18.2 Memory Map modified  292 • 18.4 CPU Rewrite Mode modified  294 • 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  295 • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  296 • Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified  300 • 18.6.3 Interrupts EW1 mode modified  301 • 18.7.5 Block Erase modified • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  310 • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	DR reg-
note modified  Table 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Flash Memory  185	
Pigure 17.1 Unassigned Pin Handling in Single-chip Mode Note 5 add Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  18.1 Flash Memory Performance modified  Table 18.1 Flash Memory Version Specifications modified, note modified  18.2 Memory Map modified  18.4 CPU Rewrite Mode modified  18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified  300 • 18.6.3 Interrupts EW1 mode modified  18.6.9 Stop Mode modified  18.7.5 Block Erase modified  Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  130 • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	ocedure
Figure 17.14 Unassigned Pin Handling Note modified  Flash Memory  18.1 Flash Memory Performance modified  Table 18.1 Flash Memory Version Specifications modified, note modified  18.2 Memory Map modified  18.4 CPU Rewrite Mode modified  18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern female from the figure 18.6.9 Stop Mode modified  18.7.5 Block Erase modified  Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
Flash Memory  18.1 Flash Memory Performance modified  18.1 Flash Memory Version Specifications modified, note modified  18.2 Memory Map modified  18.4 CPU Rewrite Mode modified  18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified  18.5.2 Flash Memory Control Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified  18.6.3 Interrupts EW1 mode modified  18.6.9 Stop Mode modified  18.7.5 Block Erase Modified	dded
<ul> <li>18.1 Flash Memory Performance modified</li> <li>Table 18.1 Flash Memory Version Specifications modified, note modified</li> <li>18.2 Memory Map modified</li> <li>18.4 CPU Rewrite Mode modified</li> <li>18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified</li> <li>18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified</li> <li>Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified</li> <li>18.6.3 Interrupts EW1 mode modified</li> <li>18.6.9 Stop Mode modified</li> <li>18.7.5 Block Erase modified</li> <li>Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	
• Table 18.1 Flash Memory Version Specifications modified, note modified • 18.2 Memory Map modified • 18.4 CPU Rewrite Mode modified • 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified • 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified • Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified  300 • 18.6.3 Interrupts EW1 mode modified • 18.6.9 Stop Mode modified • 18.7.5 Block Erase modified • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  310 • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
<ul> <li>18.2 Memory Map modified</li> <li>18.4 CPU Rewrite Mode modified</li> <li>18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified</li> <li>18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified</li> <li>Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified</li> <li>18.6.3 Interrupts EW1 mode modified</li> <li>18.6.9 Stop Mode modified</li> <li>18.7.5 Block Erase modified</li> <li>Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	
<ul> <li>18.4 CPU Rewrite Mode modified</li> <li>18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified</li> <li>18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified</li> <li>Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified</li> <li>18.6.3 Interrupts EW1 mode modified</li> <li>18.6.9 Stop Mode modified</li> <li>18.7.5 Block Erase modified</li> <li>Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	dified
<ul> <li>• 18.5.1 Flash Memory Control Register 0 (FMR0) FMSTP Bit modified</li> <li>• 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified</li> <li>• Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map moderate for the figure 18.6.3 Interrupts EW1 mode modified</li> <li>• 18.6.9 Stop Mode modified</li> <li>• 18.7.5 Block Erase modified</li> <li>• Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>• Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	
<ul> <li>• 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit modified</li> <li>• Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map modified</li> <li>• 18.6.3 Interrupts EW1 mode modified</li> <li>• 18.6.9 Stop Mode modified</li> <li>• 18.7.5 Block Erase modified</li> <li>• Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>• Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) Figure 18.12 Flow Chart of Flash Memory Standard Serial I/O Mode)</li> </ul>	
• Figure 18.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified after reset modified; FMR1 register: note 3 modified, reserved bit map moderate FMR6 modified  300 • 18.6.3 Interrupts EW1 mode modified  301 • 18.6.9 Stop Mode modified  304 • 18.7.5 Block Erase modified  • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  310 • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) Figure 18.12 Flow Chart of Standard Serial I/O Mode)	ed
after reset modified; FMR1 register: note 3 modified, reserved bit map modern FMR6 modified  300 • 18.6.3 Interrupts EW1 mode modified  301 • 18.6.9 Stop Mode modified  304 • 18.7.5 Block Erase modified  • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) Figure 18.17 Pin Functions (Flash Memory Standard Serial I/O Mode)	b
FMR6 modified  • 18.6.3 Interrupts EW1 mode modified  • 18.6.9 Stop Mode modified  • 18.7.5 Block Erase modified  • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified  • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	d, value
<ul> <li>• 18.6.3 Interrupts EW1 mode modified</li> <li>• 18.6.9 Stop Mode modified</li> <li>• 18.7.5 Block Erase modified</li> <li>• Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>• Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	nodified,
<ul> <li>• 18.6.9 Stop Mode modified</li> <li>• 18.7.5 Block Erase modified</li> <li>• Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified</li> <li>• Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F</li> </ul>	
• 18.7.5 Block Erase modified • Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
• Figure 18.12 Flow Chart of Block Erase Comman (when not using suspend function) Note 3 modified • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode)	
suspend function) Note 3 modified  • Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode) F	
• Table 18.7 Pin Functions (Flash Memory Standard Serial I/O Mode)	g erase
	P16 pin
added	
• Figure 18.15 Pin Connections for Serial I/O Mode (1) P16 pin added	ed, note
modified	
• Figure 18.16 Pin Connections for Serial I/O Mode (2) P16 pin added	ed, note
modified	
• Figure 18.17 Circuit Application in Standard Serial I/O Mode 1	P16 pin
added, note 1 modified	
• Figure 18.18 Circuit Application in Standard Serial I/O Mode 2	P16 pin
added, note 1 modified	

Rev.	Date		Description
		Page	Summary
			Electrical Characteristics
		-	Description of T-ver. and V-ver. deleted
		316	• Table 19.1 Absolute Maximum Ratings Condition of Pd modified, Parameter /
			condition/value of Topr modified
		317	• Table 19.2 Recommended Operating Conditions Standard values of VIH, VIL,
			f1(ROC), f2(ROC), f3(ROC) modified, parameter of VIH and VIL modified, note 4 modified
		318	• Table 19.3 A/D Conversion Characeristics Standard values of INL modified,
			tsamp deleted, note 4 added
		319	Table 19.4 Flash Memory Version Electrical Characteristics: Program Area
			for U3 and U5, Data Area for U7 and U9 Standard values of Erase/Write cycle,
			td(SR-ES) modified, tps deleted
			Table 19.5 Flash Memory Version Electrical Characteristics: Data Area for
			U7 and U9 Standard values of Erase/Write cycle, td(SR-ES) modified, tps
			added, data retention time added, note 1, 3, 8 modified, note 11 and 12 added
		320	• Table 19.6 Low Voltage Detection Circuit Electrical Characteristics Mea-
			suring condition and standard values modified, note 4 added
			• Table 19.7 Power Supply Circuit Timing Characteristcs Standard values
			modified, note 2 and 3 deleted
		321	Figure 19.1 Power Supply Timing Diagram modified
		322	Table 19.8 Electrical Characteristics Hysteresis XIN added
		323	• Table 19.9 Electrical Characteristics(2) Measuring condition and standard
			values modified, Idet2 deleted, note 4 modified
		326	Table 19.21 Serial I/O Standard value of tSU(D-C) modified
		328	• Figure 19.2 Timing Diagram(1) Figure of XIN Input added
		330	Table 19.24 Electrical Characteristics Hysteresis XIN added
		331	• Table 19.25 Electrical Characteristics(2) Measuring condition and standard
			values modified, Idet2 deleted, note 4 modified
		334	Table 19.37 Serial I/O Standard value of tSU(D-C) modified
		336	• Figure 19.5 Timing Diagram(1) Figure of XIN Input added
			Precautions
		-	Chapter structure modified
		338	• 20.2 Reset Section and
			Table 20.1 Power Supply Increasing Slope added
		339	• 20.3.1 PLL Frequency Synthesizer modified
			Figure 20.2 Voltage Fluctuation Timing added
		340	• 20.3.2 Power Control Subsection sequence modified, 2., 3. and 4. information
			modified
		343	• 20.5.2 Setting the SP modified

		1	
Rev.	Date		Description
		Page	Summary
		343	• 20.5.3 NMI Interrupt 6. information added
		344	• 20.5.5 INT Interrupt 3. information added
		348	• 20.7.1.3 Timer A (One-shot Timer Mode) 6. information added
		350	• 20.7.1.4 Timer B (Pulse Width Modulation Mode) 2. information modified
			• 20.7.2.2 Timer B (Event Counter Mode) 2. information modified
		352	• 20.8.1 Rewrite G1IR Register modified
			• Figure 20.3 IC/OC Interrupt Flow Chart added
		353	• 20.8.2 Rewrite the ICOCiIC Register added
			• 20.8.3 Waveform Generating Function added
		354	• 20.9.1.1 Transmission/reception 2. information modified
		355	• 20.9.2.1 Special Mode (I <sup>2</sup> C bus Mode) added
		358	• 20.11 Multi-master I <sup>2</sup> C bus Interface added
		359	• 20.12 Programmable I/O Ports 2. and 3. information modified
		361	• 20.14.1 Functions to Inhibit Rewriting Flash Memory Rewrite modified
			• 20.14.2 Stop Mode modified
			• 20.14.4 Low Power Disspation Mode, On-chip Oscillator Low Power Dissipation
			Mode modified
			• 20.14.7 Operating Speed modified
		362	• 20.14.13 Regarding Programming/Erasure Times and Execution Time
			modified
		363	• 20.14.14 Definition of Programming/Erasure Times added
			• 20.14.15 Flash Memory version Electrical Characteristics 10,000 E/W cycle
			products (U7, U9) added
			• 20.14.16 Boot Mode added
		364	• 20.15 Noise added
		365	• 20.16 Instruction fo Devise Use added
			Appendix 2. Functional Comparison
		-	New chapter
1.01	Jul., 05		Flash Memory Version
		285	• Table 18.1 Flash Memory Version Specifications Topr value is added for data
			retention specification
1.10	Jan., 06	All Pages	85-pin plastic molded TFLGA package and mask ver. are added
			Package type number is updated
			Words standardized: Low voltage down detection, I <sup>2</sup> C mode, SDA <sub>2</sub> , SCL <sub>2</sub>
			Overview
		2	Table 1.1 and 1.2 Performance Outline
			Program and erase endurance inflash memory and operating ambient tempera-
			ture are modified
		6	Table 1.3 Product List is updated

Rev.	Date		Description
		Page	Summary
		7	Figure 1.3 Produt Numbering System is modified
		8	Table 1.4 Product Code None-lead free packages are deleted
			Table 1.5 Product Code - 85-pin Devise is added with note 1
		9	Figure 1.4 Marking Diagram is modified
		10	• Figure 1.5 Pin Assignment of 85-pin Package is added
		11	• Table 1.6 to 1.8 Pin Characteristics for 85-, 80-, and 64-pin Packages are
			added
		19	Table 1.9 Pin Description Tables are modified
			Memory
		24	• Figure 3.1 Memory Map Internal RAM and ROM areas are modified
			Special Function Register
		25	• Table 4.1 SFR Information(1) Note 3 is deleted
		27	• Table 4.3 SFR Information(3) LPCC0 and LPCC1 registers are added, value
			after reset of ROCR register is modified
			Reset
		35	Figure 5.4 Voltage Detection Circuit Block modified
		37	• Figure 5.7 Typical Operation of Voltage Down Detection Reset VC26 and
			VC27 bit lines are modified
			Clock Generation Circuit
		45	Figure 7.1 Clock Generation Circuit Upper portion of figure is modified
		45	• Figure 7.4 ROCR Register Value after reset and reserved bit map are modified
		47	• Figure 7.6 PCLKR Register and PM2 Register Note 2 is modified
		49	Figure 7.8 Examples of Main Clock Connection Circuit is modified
		50	Figure 7.9 Examples of Sub Clock Connection Circuit is modified
		58	• Figure 7.11 State Transition to Stop Mode and Wait Mode Note 7 is added
			between low-speed mode and low power dissipation mode
		59	• Figure 7.12 State Transition in Normal Mode Note 5 is simplified
		63	• Figure 7.13 Switching Procedure from On-chip Oscillator Clock to Main
			Clock is modified
			Interrupt
		65	Note is modified
			Watchdog Timer
		84	Additional information of the WDTS register is inserted
		85	• Figure 10.2 WDC Register and WDTS Register Note 1 of WDTS register is
			deleted
		-	10.2 Cold Start/Warm Start Information is all deleted
			DMAC
		86	Note is modified
		L	1

Rev.	Date		Description
		Page	Summary
			Timer
		124	• Figure 12.28 IDB0 Register, IDB1 Register, DTT Register, and ICTB2 Regis-
			ter Information of bit 7 and 6 is changed
			Timer S
		138	• Figure 13.5 G1TMCR0 to G1TMCR7 Registers Note 4 is modified
		135-142	Figure 13.2 to 13.9 Notes and description are modified
		144-159	• Table 13.2, 13.5, 13,8, 13.9 and 13.10 Output wave form and Selectable func-
			tion are modified
			Serial I/O
		163	Note is modified
		169	• Figure 14.6 U0C0 to U2C0 Registers Note 2 is modified
		180	• 14.1.1.7 CTS/RTS separate function (UART0) modified
		207	• Figure 14.31 Transmit and Received Timing in SIM Mode partially modified
		211	• Figure 14.36 S3C and S4C Registers Note 5 is added
			• Figure 14.36 S3BRG and S4BRG Registers Note 3 is added
			A/D Converter
		215	Note is modified
		220	• Figure 15.5 TB2SC Register Reserved bit map is modified
		231	• Table 15.8 Simultaneous Sample Sweep Mode Specifications Pin number
			in Note 1 is modified
		240	• Table 15.12 Delayed Trigger Mode 1 Specifications Note 1 is modified
		247	• Figure 15.29 Analog Input Pin and External Sensor Equivalent Circuit Note
			1 is added
			Multi-master I <sup>2</sup> C bus INTERFACE
		249	• Figure 16.1 Block Diagram of Multi-master I <sup>2</sup> C bus Interface Bit name and
			register name are modified
		250	• Figure 16.2 S0D0 Register Bit symbol is modified
		251	• Figure 16.3 S00 Register Note is modified
		255	• Figure 16.7 S4D0 Register Bit reserved map is modified
		263	• 16.5.6 Bit 5: Bus Busy Flag (BB) Bit names are modified
		269	• 16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE) is modified
			• 19.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN) is
			modified Parts
		000 005	Programmable I/O Ports
		282-285	• Figure 17.1 I/O Ports (1) to Figure 17.4 I/O Ports (4) are modified
		204	Flash Memory Version
		294	• Table 18.1 Flash Memory Version Specifications Specifications of program/
		206	erase endurance and protect method are partially modified; note 2 is modified
		296	• Figure 18.1 to Figure 18.3 Flash Memory Block Diagrams Information added

Rev.	Date		Description
		Page	Summary
		299	• Figure 18.4 Flash Memory Block Digram (ROM capacity 128K byte) is added
		301	Figure 18.5 ROMCP Address is modified
		302	Table 18.3 EW Mode 0 and EW Mode 1 Note 2 mark is modified
		305	• 18.5.2 Flash Memory Control Register 1 (FMR1) FMR17 Bit is modified
		306	• Figure 18.7 FMR1 Register Reserved bit map is modified, note 1 is modified
		307	• Figure 18.8 FMR4 Register Note 2 is modified
		308	• Figure 18.10 Setting and Resetting of EW Mode 1 Note 1 deleted, Note 3 is added
		320	• Table 18.8 Pin Descriptions (Flash Memory Standard Serial I/O Mode) P90
			to P97 are modified
			Electrical Characteristics
		326	• Table 19.1 Absolute Maximum Ratings Parameter of Topr is partially modified
		327	• Table 19.2 Recommended Operating Conditions VIH and VIL are modified
		329	Table 19.5 Flash Memory Version Electrical Characteristics Note 6 and
			Note 8 are partially modified
		332	• Table 19.8 Electrical Characteristics(1) Condition of Vol and VT+-VT- are
			modified
		333	• Table 19.9 Electrical Characteristics(2) Mask memory information is added,
			note 5 is deleted
		340	• Table 19.24 Electrical Characteristics(1) Condition of Vol., VT+-VT-, and IIL
			are modified
		341	• Table 19.25 Electrical Characteristics(2) Mask memory information is added,
			note 5 is deleted
			Precautions
		348	• 20.1.3 For Flash Memory (128K + 4K) Version and Mask ROM Version is
			added
			• Figure 20.1 LPCC0 Register and LPCC1 Register is added
		351	• 20.3.2 Power Control Program example in 4. is modified
		369	• 20.11.2 AL Flag is modified
		372	• 20.14 Mask ROM Version is added
		376	• 20.16.1 Trace of Print Board (85-pin Version) is added
			Appendix 1. Package Dimensions
		378	Dimensions are updated
		379	85-pin version is added
			Appendix 2. Functional Comparison
		380	Appendix 2.1 Difference between M16C/28 Group Normal-ver. and M16C/
			28 Group T-ver./V-ver. Information of three-phase motor control timer and
			CRC calculation in M16C/28 (normal ver.) changed
		381	Appendix 2.2 Difference between M16C/28 Group and M16C/29 Group
			(Normal-ver.) Information of interrupt, three-phase motor control timer, CAN

Rev.	Date		Description
		Page	Summary
			module, and CRC calculation in M16C/28 (Normal-ver.) changed
		382	Appendix 2.3 Difference between M16C/28 and M16C/29 Groups (T-ver./V-
			ver.) Information of CAN module changed
1.11	Apr., 06		Overview
		2, 3	Table 1.1 and Table 1.2 Performance Outline of M16C/28 Group Information
		40 to 04	about option deleted
		19 to 21	• Table 1.10 Pin Description Description partially modified
		40	Clock Generation Circuit
		43	• Figure 7.1 Clock Generation Circuit Figure partially modified
		47	• Figure 7.6 PCLKR Register and PM2 Register NOTE 4. partially modified
		54	• 7.6.1 Normal Operation Mode Information partially modified
		58	• Figure 7.11 State Transition to Stop Mode and Wait Mode Figure partially modified
		59	• Figure 7.12 State Transition in Normal Mode Figure partially modified
		60	Table 7.5 Allowed Transition and Setting Table partially modified
2.00	Jan., 07	-	M16C/28B added, word standardized: I <sup>2</sup> C bus mode, CPU clock
			Overview
		1	• 1.1 Features Description modified
		2, 3	• Tables 1.1 and 1.2 Performance Outline of M16C/28 Group Note 4 condition
			for use of M16C/28B at f(BCLK) = 24 MHz added, performance description modi-
			fied and some added
		6	Table 1.3 Product List-M16C/28 Product code partially deleted
			Table 1.4 Product List-M16C/28B Normal-ver. newly added
		7	Figure 1.3 Product Numbering System modified
		8	Tables 1.5 to 1.8 Product Code Partially modified
		10	• Figure 1.5 Pin Assignment (Top View) of 85-pin Package Note 4 added
		11, 12	• Table 1.7 Pin Characteristics for 85-Pin Package Field name partially modified
		20, 21	Table 1.10 Pin Description Description about I/O Ports modified
			Reset
		35	Figure 5.4 Voltage Detection Circuit Block Partially modified
		37	• Figure 5.6 D4INT Register Note 5 (3) and (4) are added
			Processor Mode
		42	• Figure 6.2 PM2 Register added
		43	• Figure 6.3 Bus Block added
			Clock Generation Circuit
		49	• Figure 7.6 PM2 Register Note 5 Description partially added, notes 4 and 6
		'	modified
		51	• Figure 7.8 Examples of Main Clock Connection Circuit Note 2 added

28B partially added cies Description regarding ally modified e mark added PRC0 bit note 1 modified
cies Description regarding ally modified e mark added PRC0 bit note 1 modified
e mark added PRC0 bit note 1 modified
e mark added PRC0 bit note 1 modified
e mark added PRC0 bit note 1 modified
PRC0 bit note 1 modified
note 1 modified
note 1 modified
Address Match Interrupt
Address Match Interrupt
ally modified
artially modified
ified
de partially modified
node added
fied
escription regarding count
Note 4 partially modified
unctions Block Diagram
ion Description modified
on Description modified
dified
se Timer Reset Register
on Note 1 modified, condi-
de Register name partially
ions Specification modified
Description for (1) Free-run-

Rev.	Date		Description
		Page	Summary
		163	Table 13.11 Pin Setting for Time Measurement and Waveform Generating
			Functions Description of port direction modified
			Serial I/O
		166	Figure 14.1 Block Diagram of UARTi Partially modified
		175	Table 14.1 Clock Synchronous Serial I/O Mode Specifications Note 2 modified
		183	Table 14.5 UART Mode Specifications Note 1 modified
		191	• Table 14.10 I <sup>2</sup> C bus Mode Specifications Note 2 modified
		193	• Table 14.11 Registers to Be Used and Settings in I <sup>2</sup> C bus Mode Note mark
			partially deleted
		201	• Table 14.15 Special Mode 2 Specifications Note 2 modified
		207	Table 14.18 SIM Mode Specifications Note 1 modified
		212	• 14.2 SI/O3 and SI/O4 Note is added
		216	• 14.2.3 Functions for Setting an SOUTi Initial Value modified
			A/D Converter
		217	Table 15.1 A/D Converter Performance Note 2 partially added
		220	Table 15.2 A/D Conversion Frequency Select note 1 modified
		222	Figure 15.5 TB2SC Register Note 4 partially modified
			Multi-Master I <sup>2</sup> C bus Interface
		251	• Figure 16.1 Block Diagram of Multi-master I <sup>2</sup> C bus Interface S30 register
			deleted, input from system clock select circuit modified
		253	• Figure 16.3 S00 Register Register name in Note 1 modified
		274	• 16.11 STOP Condition Generation Method Description partially added
		275	• Table 16.8 Start/Stop Generation Timing Table Number of cycle partially
			modified
			Programmable I/O Ports
		282	• 17.3 Pull-up Control Register 0 to 2 Description modified
		284	• Figure 17.1 I/O Ports (1) A port P81 added
		294	• Figure 17.12 Digital Debounce Filter P85, NMI, SD, and INPC17 are deleted
			Flash Memory
		296	• Table 18.1 Flash Memory Version Specifications Specification modified
		297	• 18.1.1 Boot Mode Newly added
		302	• 18.3.1 ROM Code Potect Function Description is modified
		306	• 18.5.1 Flash Memory Control Register 0 (FMR0) Descriptions in FMR01 Bit and FMR02 Bit modified
		307	• 18.5.2 Flash Memory Control Register 1 (FMR1) Description in FMR16 Bit and FMR17 Bit modified
		308	• Figure 18.7 FMR1 Register Note 3 modified
		310	• Figure 18.10 Setting and Resetting of EW Mode 1 note mark (3) added

Rev.	Date		Description
IXCV.	Date	Page	Summary
		319	Table 18.7 Errors and FMR0 Register Status Register name modified
		320	• Table 18.8 Pin Descriptions Description of P93 modified
		020	Electrical Characteristics
		329	• Table 19.2 Recommended Operating Conditions Values added, figures
		020	modified and added
		330	Table 19.3 A/D Conversion Characteristics Note 2 modified
		331	Table 19.5 Flash Memory Version Electrical Characteristics Description in
			note 10 modified
		332	• Table 19.6 Voltage Detection Circuit Electrical Characteristics measure-
			ment condition modified
		333	• Figure 19.1 Power Supply Timing Diagram Signal lines for td(P-R) and
			td(ROC) modified
		335	Table 19.9 Electrical Characteristics (2) condition and value modified
		343	Table 19.25 Electrical Characteristics (2) condition and value modified
			Precaution
		-	Reset section deleted
		350	• 20.1.3 Register Setting Newly added
			• 20.1.4 For Flash Memory (128K + 4K) Version and Mask ROM Version De-
			scription is partially deleted
		351	• Figure 20.1 LPCC0 Register and LPCC1 Register Note 1 is deleted, function
		050	of LPCC00 bit is revised
		356	• 20.4.3 NMI Interrupts No.1 modified, No.2 partially deleted
		358	• 20.4.6 Rewrite the Interrupt Control Register Example 1: description added
		364 365	• 20.6.3 Three-Phase Motor Control Timer Function Section is newly added
		366	20.7.1 Rewrite the G1IR Register Description modified     20.7.4 Base Timer Interrupt Newly added
		369	• 20.9 A/D Converter Description of No.6 modified
		374	20.13.1 Internal ROM Area Description partially added
		376	• 20.14.9 Interrupts Description about watchdog timer is deleted
		0,0	• 20.14.10 How to Access Description modified
		377	• 20.14.17 Standard Serial I/O Mode Section is newly added
		378	• 20.15.1 Trace of Print Board pin name modified
			Functional Comparison
		382, 383	Appendix 2.1 and 2.2 Comparison for flash memory added, difference between
			M16C/28 and M16C/29 Group (T-ver./V-ver.) deleted

RENESAS 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/28 Group (M16C/28, M16C/28B)

Publication Date: Rev.0.60 Feb. 2004 Rev.2.00 Jan. 31, 2007

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

