# MONOSTABLE/ASTABLE MULTIVIBRATOR

The HEF4047B consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include + TRIGGER, - TRIGGER, ASTABLE, ASTABLE, RETRIGGER and MR (Master Reset). Buffered outputs are O, O and OSCILLATOR OUTPUT. In all modes of operation an external capacitor ( $C_t$ ) must be connected between  $C_{TC}$  and  $RC_{TC}$ , and an external resistor ( $R_t$ ) must be connected between  $R_{TC}$  and  $RC_{TC}$  (continued on next page).




Fig. 1 Functional diagram.

FAMILY DATA

IDD LIMITS category MSI

see Family Specifications

Products approved to CECC 90 104-036.

October 1980

333

Astable operation is enabled by a HIGH level on the ASTABLE input. The period of the square wave at O and  $\overline{O}$  outputs is a function of the external components employed. 'True' input pulses on the ASTABLE or 'complement' pulses on the ASTABLE input, allow the circuit to be used as a gatable multivibrator. The OSCILLATOR OUTPUT period will be half of the O output in the astable mode. However, a 50% duty factor is not guaranteed at this output.

In the monostable mode, positive edge-triggering is accomplished by applying a leading-edge pulse to the + TRIGGER input and a LOW level to the - TRIGGER input. For negative edge-triggering, a trailing-edge pulse is applied to the - TRIGGER and a HIGH level to the + TRIGGER. Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading-edge only) by applying a common pulse to both the RETRIGGER and + TRIGGER inputs. In this mode the output pulse remains HIGH as long as the input pulse period is shorter than the period determined by the RC components.

An external count down option can be implemented by coupling O to an external 'N' counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator. A HIGH level on the MR input assures no output pulse during an ON-power condition. This input can also be activated to terminate the output pulse at any time. In the monostable mode, a HIGH level or power-ON reset pulse must be applied to MR, whenever V<sub>DD</sub> is applied.





Fig. 2 Pinning diagram.

HEF4047BP : 14-lead DIL; plastic (SOT-27). HEF4047BD: 14-lead DIL; ceramic (cerdip) (SOT-73). HEF4047BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).

334 May 1983



This Material Copyrighted By Its Respective Manufacturer

335

# **FUNCTIONAL CONNECTIONS**

	pi	ns connected to	output	output	
function	V <sub>DD</sub>	V <sub>SS</sub>	input pul <b>s</b> e	pulse from pins	period or pulse width
astable multivibrator					
free running	4, 5, 6, 14	7, 8, 9, 12	-	10, 11, 13	at pins 10, 11:
true gating	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	$t_{A} = 4,40 R_{t}C_{t}$
complement gating	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	at pin 13: t <sub>A</sub> = 2,20 R <sub>t</sub> C <sub>t</sub>
monostable multivibrator					
pos. edge-triggering	4, 14	5, 6, 7, 9, 12	8	10, 11	
neg. edge-triggering	4, 8, 14	5, 7, 9, 12	6	10, 11	at pins 10, 11:
retriggerable	4, 14	5, 6, 7, 9	8, 12	10, 11	$t_{M} = 2,48 R_{t}C_{t}$
external count down*	14	5, 6, 7, 8, 9, 12		10, 11	

\* Input pulse to RESET of external counting chip; external counting chip output to pin 4.

# Note

In all cases, external resistor between pins 2 and 3, external capacitor between pins 1 and 3.

# **D.C. CHARACTERISTICS**

 $V_{SS} = 0 V$ ; inputs at  $V_{SS}$  or  $V_{DD}$ 

	V <sub>DD</sub> V	symbol	—40 max.	T <sub>am</sub> + min.	b ( <sup>o</sup> C) 25 max.	+ 85 max.		
Leakage current pin 3; output transistor OFF	15	I3	0,3	_	0,3	1	μΑ	pin 3 at V <sub>DD</sub> or V <sub>SS</sub>

October 1980 This Material Copyrighted By Its Respective Manufacturer

336

# A.C. CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leqslant$  20 ns

	V <sub>DD</sub> V	symbol	min. typ. max.	typical extrapolation formula
Propagation delays ASTABLE, ASTABLE				
OSC. OUTPUT	5		95 190	68 ns + (0,55 ns/pF) C <sub>1</sub>
HIGH to LOW	10	<sup>t</sup> PHL	45 90	$43 \text{ ns} + (0,23 \text{ ns/pF}) \text{ C}_{1}$
	15		30 60	22 ns + (0,16 ns/pF) CL
	5		85 170	58 ns + (0,55 ns/pF) C
LOW to HIGH	10	<sup>t</sup> PLH	40 80	29 ns + (0,23 ns/pF) C
	15		30 60	22 ns + (0,16 ns/pF) C
ASTABLE, ASTABLE				
O, Ō	5		150 300	123 ns + (0,55 ns/pF) CL
HIGH to LOW	10	<sup>t</sup> PHL	65 130	54 ns + (0,23 ns/pF) CL
	15		50 100	42 ns + (0,16 ns/pF) CL
	5		130 260	103 ns + (0,55 ns/pF) CL
LOW to HIGH	10 15	<sup>t</sup> PLH	60 120 45 90	49 ns + (0,23 ns/pF) C 37 ns + (0,16 ns/pF) C
	15		45 90	37 hs + (0, 10 hs/p+) CL
+/— TRIGGER ──► 0, Ō	5		160 320	133 ns + (0,55 ns/pF) C <sub>1</sub>
HIGH to LOW	10	<sup>t</sup> PHL	65 130	$54 \text{ ns} + (0,23 \text{ ns/pF}) \text{ C}_1$
	15	PHL	50 100	$42 \text{ ns} + (0,16 \text{ ns/pF}) \text{ C}_1$
	5		155 310	128 ns + (0,55 ns/pF) C <sub>1</sub>
LOW to HIGH	10	<sup>t</sup> PLH	65 130	$54 \text{ ns} + (0,23 \text{ ns/pF}) \text{ C}_{1}$
	15	-1 -1 1	50 100	42 ns + (0,16 ns/pF) CL
+ TRIGGER,				
RETRIGGER O	5		65 130	38 ns + (0,55 ns/pF) C <sub>1</sub>
HIGH to LOW	10	<sup>t</sup> PHL	30 60	19 ns + (0,23 ns/pF) C
	15		25 50	17 ns + (0,16 ns/pF) CL
+ TRIGGER,				
RETRIGGER O	5		95 190	68 ns + (0,55 ns/pF) CL
LOW to HIGH	10	tPLH	40 80	29 ns + (0,23 ns/pF) $C_{L}$
	15		30 60	22 ns + (0,16 ns/pF) CL
MR O	5		100 200	83 ns + (0,55 ns/pF) $C_{L}$
HIGH to LOW	10   15	<sup>t</sup> PHL	45 90 35 70	34 ns + (0,23 ns/pF) CL 27 ns + (0,16 ns/pF) CL
				27 ns + (0,16 ns/pF) $C_{L}$
MR-→ Ō LOW to HIGH	5 10	+=+	100 200 45 90	83 ns + (0,55 ns/pF) CL 34 ns + (0,23 ns/pF) CL
	10	<sup>t</sup> PLH	45 90 35 70	$34 \text{ ns} + (0,23 \text{ ns/pF}) \text{ C}_1$ 27 ns + (0,16 ns/pF) C <sub>1</sub>

# A.C. CHARACTERISTICS (continued)

 $V_{SS} = 0 V$ ;  $T_{amb} = 25 \text{ °C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

·	V <sub>DD</sub> V	symbol	min.	typ.	max.		typical extrapolation formula
Output transition times HIGH to LOW	5 10	тнг		60 30	120 60	ns ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub>
	15 5			20 60	40 120	ns	6 ns + (0,28 ns/pF) C
LOW to HIGH	10 15	<sup>t</sup> TLH		60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub> 6 ns + (0,28 ns/pF) C <sub>L</sub>
Minimum MR pulse width; HIGH	5 10 15	twmrh	60 30 20	30 15 10		ns ns ns	
Minimum input pulse width; any input exept MR	5 10	trac	220 100	110 50		ns	
	15	tW	70	35		ns ns	

### **APPLICATION INFORMATION**

#### **General features:**

- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required

#### Monostable multivibrator features:

- Positive- or negative-edge triggering
- Output pulse width independent of trigger pulse duration
- Retriggerable option for pulse-width expansion
- Long pulse width possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

#### Astable multivibrator features:

- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available

338

#### 1. Astable mode design information

#### a. Unit-to-unit transfer-voltage variations

The following analysis presents worst-case variations from unit-to-unit as a function of transfervoltage ( $V_{TR}$ ) shift for free running (astable) operation.




Fig. 4 Astable mode waveforms.

$$t_1 = -R_t C_t \ln \frac{V_{TR}}{V_{DD} + V_{TR}}$$

$$t_2 = -R_t C_t \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}}$$

 $t_{A} = 2 (t_{1} + t_{2}) = -2R_{t}C_{t} \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(V_{DD} + V_{TR})(2V_{DD} - V_{TR})}, \text{ where } t_{A} = \text{Astable mode pulse width.}$ 

Values for t<sub>A</sub> are:

	typ. : V <sub>TR</sub> = 0,5 V <sub>DD</sub> ;	$t_{A} = 4,40 R_{t}C_{t}$
V <sub>DD</sub> = 5 or 10 V	∫min. : V <sub>TR</sub> = 0,3 V <sub>DD</sub> ; ∫max.: V <sub>TR</sub> = 0,7 V <sub>DD</sub> ;	$t_{A} = 4,71 R_{t}C_{t}$
vDD - 5 01 10 v	$\max$ : $V_{TR} = 0.7 V_{DD}$ ;	$t_{A} = 4,71 R_{t}C_{t}$
V <sub>DD</sub> = 15 V	(min. : V <sub>TR</sub> = 4 V;	$t_{A} = 4,84 R_{t}C_{t}$
$\Delta DD = 10 \Lambda$	) max.: V <sub>TR</sub> = 11 V;	$t_{A} = 4,84 R_{t}C_{t}$

thus if  $t_A = 4,40 R_t C_t$  is used, the maximum variation will be (+ 7,0%; -0,0%) at 10 V.

May 1983

#### **APPLICATION INFORMATION** (continued)

b. Variations due to changes in VDD

In addition to variations from unit-to-unit, the astable period may vary as a function of frequency with respect to  $V_{DD}$ .

Typical variations are presented graphically in Figs 5 and 6 with 10 V as a reference.




Fig. 5 Typical O and  $\overline{O}$  period accuracy as a function of supply voltage; astable mode; T<sub>amb</sub> = 25 °C.

curve	<sup>f</sup> o kHz	C <sub>t</sub> pF	R <sub>t</sub> kΩ
А	10	100	220
В	5	100	470
С	1	1000	220

.

.




Fig. 6 Typical O and  $\overline{O}$  period accuracy as a function of supply voltage; astable mode; T<sub>amb</sub> = 25 °C.

curve	f <sub>o</sub> kHz	C <sub>t</sub> pF	R <sub>t</sub> kΩ_
A	500	10	47
В	225	100	10
С	100	100	22
D	50	100	47


October 1980

341

# **APPLICATION INFORMATION (continued)**

## 2. Monostable mode design information

The following analysis presents worst case variations from unit-to-unit as a function of transfervoltage ( $V_{TR}$ ) shift for one-shot (monostalbe) operation.





 $t_{1}' = -R_{t}C_{t} \ln \frac{V_{TR}}{2V_{DD}}$   $t_{M} = (t_{1}' + t_{2})$   $t_{M} = -R_{t}C_{t} \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(2V_{DD} - V_{TR})(2V_{DD})}, \text{ where } t_{M} = \text{Monostable mode pulse width.}$ Volume for the area

Values for  $t_M$  are:


	typ. :VTR = 0,5 VDD	); t <sub>M</sub> = 2,48 R <sub>t</sub> C <sub>t</sub>
$V_{DD}$ = 5 to 10 V	(min.:V⊤R = 0,3 V <sub>D</sub> ⊡ )max.:V⊤R = 0,7 V <sub>D</sub> ⊡	); t <sub>M</sub> = 2,78 R <sub>t</sub> C <sub>t</sub>
	1  max.:  VTR = 0,7 VDC	); t <sub>M</sub> = 2,52 R <sub>t</sub> C <sub>t</sub>
V <sub>DD</sub> = 15 V	∫ min. : V <sub>TR</sub> = 4 V;	t <sub>M</sub> = 2,88 R <sub>t</sub> C <sub>t</sub>
	)	t <sub>M</sub> = 2,56 R <sub>t</sub> C <sub>t</sub>

thus if  $t_{M} = 2,48 R_t C_t$  is used, the maximum variation will be (+ 12%; -0,0%) at 10 V.

#### Note

342

In the astable mode, the first positive half cycle has a duration of  $t_M$ ; succeeding durations are ½  $t_A$ .



343

#### 3. Retrigger mode operation

The HEF4047B can be used in the retrigger mode to extend the output pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to pins 8 and 12, and the output is taken from pin 10 or 11. Normal monostable action is obtained when one retrigger pulse is applied (Fig. 8).

Extended pulse duration is obtained when more than one pulse is applied. For two input pulses,  $t_{RE} = t_{1'} + t_1 + 2t_2$ .

For more than two pulses,  $t_{RE}$  (output O), terminates at some variable time,  $t_{D}$ , after the termination of the last retrigger pulse; tD is variable because tRE (output O) terminates after the second positive edge of the oscillator output appears at flip-flop 4.




Fig. 8 Retrigger mode waveforms.


#### 4. External counter option

Time  $t_{M}$  can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig. 9.

The pulse duration at the output is:

$$t_{ext} = (N - 1)(t_A) + (t_M + \frac{1}{2} t_A)$$

Where text = pulse duration of the circuitry, and N is the number of counts used.



# **APPLICATION INFORMATION** (continued)

# 5. Timing component limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used). There is no upper or lower limit for either  $R_t$  or  $C_t$  value to maintain oscillation.

However, in consideration of accuracy, C<sub>t</sub> must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account).

 $R_{t}$  must be much larger than the LOCMOS 'ON' resistance in series with it, which typically is hundreds of ohms.

The recommended values for  $R_t$  and  $C_t$  to maintain agreement with previously calculated formulae without trimming should be:

 $C_t \ge 100 \text{ pF}$ , up to any practical value,

 $10 \text{ k}\Omega \leq \text{R}_{t} \leq 1 \text{ M}\Omega.$ 

#### 6. Power consumption

In the standby mode (monostable or astable), power dissipation will be a function of leakage current in the circuit.

For dynamic operation, the power needed to charge the external timing capacitor  $C_t$  is given by the following formulae:

Astable mode:	$P = 2 C_t V^2 f$ (f at output pin 13)
	$P = 4 C_t V^2 f$ (f at output pins 10 and 11)
	$(2,9 C_t V^2)(duty cycle)$
Monostable mode:	$P = \frac{1}{T}$ (f at output pins 10 and 11)

Because the power dissipation does not depend on  $R_t$ , a design for minimum power dissipation would be a small value of  $C_t$ . The value of R would depend on the desired period (within the limitations discussed previously).


Typical power consumption in astable mode is shown in Figs 10, 11 and 12.


This Material Copyrighted By Its Respective Manufacturer


344

October 1980

345







**APPLICATION INFORMATION (continued)** 




Fig. 12 Power consumption as a function of the output frequency at O or  $\overline{O}$ ; V<sub>DD</sub> = 15 V; astable mode.

**346** October 1980 This Material Copyrighted By Its Respective Manufacturer