

Features

- Built using the advantages and compatibility of CMOS and IXYS HDMOS_{TM} processes
- · Latch-Up Protected
- High Peak Output Current: 15A Peak
- Wide Operating Range: 8V to 30V
- Rise And Fall Times of <4ns
- Minimum Pulse Width Of 8ns
- High Capacitive Load Drive Capability: 2nF in <4ns
- Matched Rise And Fall Times
- 18ns Input To Output Delay Time
- Low Output Impedance
- Low Quiescent Supply Currentt

Applications


- Driving RF MOSFETs
- Class D or E Switching Amplifier Drivers
- Multi MHz Switch Mode Power Supplies (SMPS)
- · Pulse Generators
- Acoustic Transducer Drivers
- · Pulsed Laser Diode Drivers
- DC to DC Converters
- Pulse Transformer Driver

Description

TheDEIC515 is a CMOS high speed high current gate driver specifically designed to drive MOSFETs in Class D and E HF RF applications at up to 45MHz, as well as other applications requiring ultrafast rise and fall times or short minimum pulse widths. The DEIC515 can source and sink 15A of peak current while producing voltage rise and fall times of less than 4ns, and minimum pulse widths of 8ns. The input of the driver is fully immune to latch up over the entire operating range. Designed with small internal delays, cross conduction/current shoot-through is virtually eliminated in the DEIC515. Its features and wide safety margin in operating voltage and power make the DEIC515 unmatched in performance and value.

The DEIC515 is packaged in DEI's low inductance RF package incorporating DEI's patented (1) RF layout techniques to minimize stray lead inductances for optimum switching performance. The DEIC515 is a surface-mount device. (1) DEI U.S. Patent #4,891,686

Figure 1 - DEIC515 Functional Diagram







Absolute Maximum Ratings

Parameter	Value
Supply Voltage	30V
Input	-5V to Vccin+0.3V
All other Pins	-0.3V to (Vcc,Vccin)+0.3V
Power Dissipation TAMBIENT \(\frac{25C}{T} \) Tcase \(\frac{25C}{T} \)	2W 100W
Storage Temperature	-40C to 150C
Soldering Lead Temperature (10 seconds maximum)	300C

Parameter	Value	
Maximum Junction Temperature	150 ⁰ C	
Operating Temperature Range	-40 ^o C to 85 ^o C	
Thermal Impedance (Junction To Case)		
θις	0.13 ⁰ C/W	

Electrical Characteristics

Unless otherwise noted, T_A= 25 $_{\circ}C$, $8V < V_{CC} = V_{CCIN} < 30V$.

All voltage measurements with respect to DGND. DEIC515 configured as described in Test Conditions.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
VIH	High input voltage	Vcc	:n - 2			V
VIL	Low input voltage				0.8	V
Vin	Input voltage range		-5		Vcc + 0.3	V
In	Input current	0V≤ Vin ≤Vcc,Vccin	-10		10	μΑ
Vон	High output voltage	Vcc,Vccı	n - .025			V
Vol	Low output voltage				0.025	V
Rон	Output resistance @ Output high	Ιουτ = 10mA, _{VCC} = 15V		0.55	0.85	Ω
Rol	Output resistance @ Output Low	$I_{OUT} = 10 \text{mA}, \ _{VCC} = 15 \text{V}$		0.35	0.85	Ω
I PEAK	Peak output current	Vcc,Vccin = 15V		15		Α
IDC	Continuous output current			2.5		Α
f _{MAX}	Maximum frequency	CL=2nF Vcc,Vccin=15V			45	MHz
t R	Rise time (1)	CL=1nF Vcc, Vccin =15V VoH=2V to 12	V	2.5		ns
		CL=2nF Vcc, Vccin =15V VoH=2V to 12	V	4.1		ns
tF	Fall time (1)	C _L =1nF V _{CC} ,V _{CCIN} =15V V _{OH} =12V to 2		2.5		ns
		CL= $2nF Vcc$, $Vccin = 15V Voh=12V to 2'$	V	3.9		ns
t ondly	On-time propagation delay (1)	CL=2nF Vcc=15V		17.4	18.5	ns
t OFFDLY	Off-time propagation delay (1)	CL=2nF Vcc=15V		14.6	16	ns
Pwmin	Minimum pulse width	FWHM CL=1nF Vcc,Vccin=15V		6.4		ns
	·	+3V to +3V CL=1nF Vcc, Vccin =15V		8.2		ns
Vcc,Vccin	Power supply voltage		8	15	30	V
Icc	Power supply current	$V_{IN} = 0V$		0	10	μA
		Vin = Vccin			10	μA






Lead Description - DEIC515

SYMBOL	FUNCTION	DESCRIPTION	
VCC		Input for the positive output section power-supply voltage. These leads provide power to the output section. Both leads must be connected.	
VCCIN		Input for the positive input section power-supply voltage. This lead provide power to the input section. This lead should not be directly connected to VCC.	
IN	Input	Input signal.	
OUT	Output	Driver Output.	
PGND	Power Ground	The system ground leads. Internally connected to all circuitry, these leads provide ground reference for the entire chip. These leads should be connected to a low noise analog ground plane for optimum performance.	
INGND	i i ibul Giouria	The input ground lead. This lead is a Kelvin connection internally to PGND. This lead must not be connected to PGND as excessive current can damage this lead.	

Note 1: Operating the device beyond parameters with listed "absolute maximum ratings" may cause permanent damage to the device. Typical values indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. The guaranteed specifications apply only for the test conditions listed. Exposure

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD procedures when handling and assembling this component.


Figure 2 - DEIC515 Package Photo And Outline





Typical Performance Characteristics

Figure 3a - Characteristics Test Diagram



Application

The very high currents and high speeds inside the DEIC515 create very large transients. To avoid problems with false triggering, the input to the DEIC515 should be supplied via a common mode choke. This is a simple tri-filar winding on a small ferrite core. This prevents high speed transients from effecting the input signals, by allowing the input signals to follow the internal die potential changes without changing the state of the input.

