### 1.5 A LED Flash Driver with $1^{2} \mathrm{C}$-Compatible Interface

## FEATURES

## Ultracompact solution

Small, $\mathbf{2 ~ m m} \times 1.5 \mathrm{~mm}$, 12-ball WLCSP package
Thin, $\mathbf{3 ~ m m} \times \mathbf{3 m m} \times \mathbf{0 . 7 5} \mathbf{~ m m}, 10$-lead LFCSP package
Smallest footprint, 1 mm height, $1 \mu \mathrm{H}$ power inductor
LED current source for local LED grounding
Simplified routing to/from LED
Improved LED thermals
Synchronous 3 MHz PWM boost converter, no external diode
High efficiency: 90\% peak
Reduces high levels of input battery current during flash
Limits battery current drain in torch mode
$1^{2}$ C programmable
Currents up to 1500 mA in flash mode for 1 LED with
$\pm 7 \%$ accuracy over all conditions
Currents up to $\mathbf{2 0 0} \mathbf{~ m A}$ in torch mode
Programmable dc battery current limit (4 settings)
Programmable flash timer up to $\mathbf{1 6 0 0} \mathbf{~ m s}$
Low VBAT mode to reduce LED current automatically
4-bit ADC for LED $V_{F}$, die/LED temperature readback Control
$\mathrm{I}^{2} \mathrm{C}$-compatible control registers
External STROBE and torch input pins
2 transmitter mask (TxMASK) inputs
Safety
Thermal overload protection
Inductor fault detection
LED short-/open-circuit protection

## APPLICATIONS

Camera-enabled cellular phones and smart phones
Digital still cameras, camcorders, and PDAs

## GENERAL DESCRIPTION

The ADP1650 is a very compact, highly efficient, single white LED flash driver for high resolution camera phones that improves picture and video quality in low light environments. The device integrates a programmable 1.5 MHz or 3 MHz synchronous inductive boost converter, an $\mathrm{I}^{2} \mathrm{C}$-compatible interface, and a 1500 mA current source. The high switching frequency enables the use of a tiny, 1 mm high, low cost, $1 \mu \mathrm{H}$ power inductor, and the current source permits LED cathode grounding for thermally enhanced, low EMI, and compact layouts.

The LED driver maximizes efficiency over the entire battery voltage range to maximize the input-power-to-LED-power conversion and to minimize battery current draw during flash

## Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


Figure 2. PCB Layout (WLCSP)
events. A programmable dc battery current limit safely maximizes LED current for all LED $\mathrm{V}_{\mathrm{F}}$ and battery voltage conditions.

Two independent TxMASK inputs permit the flash LED current and battery current to reduce quickly during a power amplifier current burst. The $\mathrm{I}^{2} \mathrm{C}$-compatible interface enables the programmability of timers, currents, and status bit readback for operation monitoring and safety control.

The ADP1650 is available in a compact 12-ball, 0.5 mm pitch WLCSP package and a 10 -lead LFCSP package, and operates within specification over the full $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ junction temperature range.

## ADP1650

## TABLE OF CONTENTS

Features ..... 1
Applications. .....
Functional Block Diagram ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Recommended Specifications: Input and Output Capacitance and Inductance .....  5
$\mathrm{I}^{2} \mathrm{C}$-Compatible Interface Timing Specifications ..... 5
Absolute Maximum Ratings ..... 6
Thermal Data ..... 6
Thermal Resistance .....  .6
ESD Caution .....  6
Pin Configurations and Function Descriptions ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 12
White LED Driver ..... 12
Modes of Operation ..... 12
Assist Light ..... 13
Flash Mode ..... 13
Assist-to-Flash Operation ..... 13
Torch Mode ..... 13
Torch-to-Flash Mode ..... 14
TxMASK Operation ..... 14
Frequency Foldback ..... 14
REVISION HISTORY
4/11—Rev. B to Rev. C
Added 10-Lead LFCSP PackageUniversal
Changes to Features Section, General Description Section, andFigure 2 Caption1
Changes to Table 1 ..... 3
Changes to Table 5 ..... 6
Added Figure 5; Renumbered Sequentially ..... 7
Changes to Table 6 ..... 7
Changes to PCB Layout Section and Figure 45 Caption ..... 28
Added Figure 46 ..... 28
Updated Outline Dimensions ..... 29
Changes to Ordering Guide ..... 29
2/11—Rev. A to Rev. B
Changes to Features Section and General Description Section. 1 Changes to Switching Regulator, Voltage Output Mode, VOUT Voltage Parameter and Digital Inputs/GPIO, Torch Glitch Filtering Delay Parameter, Table 1 ..... 3
6
IBAT to $I_{\text {BAT }}$ Throughout .....  8
Change to Figure 10 Caption .....  8
Change to Figure 11 Caption ..... 9
Changes to Analog-to-Digital Converter Operation Section and Figure 37 ..... 15
Changes to Selecting the Output Capacitor Section ..... 26
6/10—Rev. 0 to Rev. A
Changes to Contact Information. ..... 1
5/10—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}{ }^{1}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum/maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.
Table 1.


## ADP1650



[^0]RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITANCE AND INDUCTANCE
Table 2.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAPACITANCE | $\mathrm{C}_{\text {min }}$ |  |  |  |  |  |
| Input |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.0 | 10 |  | $\mu \mathrm{F}$ |
| Output |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.0 | 10 | 20 | $\mu \mathrm{F}$ |
| MINIMUM AND MAXIMUM INDUCTANCE | L | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0.6 | 1.0 | 1.5 | $\mu \mathrm{H}$ |

## $I^{2} \mathrm{C}$-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

| Parameter ${ }^{1}$ | Min | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
| fsCl |  | 400 | kHz | SCL clock frequency |
| $\mathrm{t}_{\text {HIGH }}$ | 0.6 |  | $\mu s$ | SCL high time |
| toow | 1.3 |  | $\mu s$ | SCL low time |
| tsu, DAT | 100 |  | ns | Data setup time |
| $t_{\text {HD, DAT }}$ | 0 | 0.9 | $\mu s$ | Data hold time |
| $\mathrm{t}_{\text {SU, STA }}$ | 0.6 |  | $\mu s$ | Setup time for repeated start |
| thd, STA | 0.6 |  | $\mu s$ | Hold time for start/repeated start |
| $\mathrm{t}_{\text {buF }}$ | 1.3 |  | $\mu s$ | Bus free time between a stop and a start condition |
| tsu, STo | 0.6 |  | $\mu s$ | Setup time for stop condition |
| $t_{R}$ | $20+0.1 C_{B}{ }^{2}$ | 300 | ns | Rise time of SCL and SDA |
| $\mathrm{t}_{\mathrm{F}}$ | $20+0.1 C_{B}{ }^{2}$ | 300 | ns | Fall time of SCL and SDA |
| tsp | 0 | 50 | ns | Pulse width of suppressed spike |
| $\mathrm{CB}^{2}$ |  | 400 | pF | Capacitive load for each bus line |

${ }^{1}$ Guaranteed by design.
${ }^{2} C_{B}$ is the total capacitance of one bus line in picofarads.


Figure 3. $1^{2} \mathrm{C}$-Compatible Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| VIN, SDA, SCL, EN, GPIO1, GPIO2, STROBE, | -0.3 V to +6 V |
| $\quad$ LED_OUT, SW, VOUT to Power Ground |  |
| PGND to SGND | -0.3 V to +0.3 V |
| Ambient Temperature Range $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature Range (TJ) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | JEDEC J-STD- 020 |
| ESD Human Body Model | $\pm 2000 \mathrm{~V}$ |
| ESD Charged Device Model | $\pm 500 \mathrm{~V}$ |
| ESD Machine Model | $\pm 150 \mathrm{~V}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL DATA

The ADP1650 may be damaged if the junction temperature limits are exceeded. Monitoring $\mathrm{T}_{\mathrm{A}}$ does not guarantee that $\mathrm{T}_{\mathrm{J}}$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum $\mathrm{T}_{\mathrm{A}}$ may have to be derated. In applications with moderate power dissipation and low PCB thermal resistance, the maximum $T_{A}$ can exceed the maximum limit as long as the $\mathrm{T}_{\mathrm{J}}$ is within specification limits. $T_{J}$ of the device is dependent on the $T_{A}$, the power dissipation (PD) of the device, and the junction-to-ambient thermal resistance $\left(\theta_{J A}\right)$ of the package. Maximum $\mathrm{T}_{\mathrm{J}}$ is calculated from the $\mathrm{T}_{\mathrm{A}}$ and PD using the following formula:

$$
T_{J}=T_{A}+\left(P D \times \theta_{J A}\right)
$$

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ of the package is based on modeling and calculation using a 4-layer board. $\theta_{J A}$ is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, attention to thermal board design is required. The value of $\theta_{\text {JA }}$ may vary, depending on PCB material, layout, and environmental conditions. The specified value of $\theta_{\text {IA }}$ is based on a 4-layer, 4 in $\times 3 \mathrm{in}, 21 / 2 \mathrm{oz}$ copper board, per JEDEC standards. For more information, see the AN-617 Application Note, MicroCSP ${ }^{\text {mw }}$ Wafer Level Chip Scale Package.
$\theta_{\text {JA }}$ is specified for a device mounted on a JEDEC 2S2P PCB.
Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 12-Ball WLCSP | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 10-Lead LFCSP | 42.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. WLCSP Pin Configuration


NOTES

1. THE EXPOSED PADDLE MUST BE CONNECTED TO GROUND.

Figure 5. LFCSP Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| WLCSP | LFCSP |  |  |
| A1 | N/A ${ }^{1}$ | PGND | Power Ground. |
| A2 | N/A ${ }^{1}$ | SGND | Signal Ground. |
| A3 | 1 | VIN | Input Voltage for the Device. Connect an input bypass capacitor close to this pin. |
| B1 | 8 | SW | Boost Switch. Connect the power inductor between SW and the input capacitor. |
| B2 | 2 | GPIO2 | ILED/TX2/ADC. Mode is register selectable. Red indicator LED current source or TxMASK2 or ADC input. <br> ILED Mode. Connect to red LED anode. Connect the LED cathode to power ground. TxMASK2 Mode. Reduces the current to the programmable TxMASK2 current. ADC Mode. This pin is used as the input pin for the ADC. |
| B3 | 3 | GPIO1 | Torch/TX1. Mode is register selectable. External torch mode or TxMASK1 input. Torch Mode. Enables the integrated circuit (IC) in direct torch mode. TxMASK1 Mode. Reduces the flash current to the programmable TxMASK1 current. |
| C1 | 7 | VOUT | Boost Output. Connect an output bypass capacitor very close to this pin. This is the output for the 5 V external voltage mode. |
| C2 | 10 | STROBE | Strobe Signal Input. This pin synchronizes the flash pulse to the image capture. In most cases, this signal comes directly from the image sensor. |
| C3 | 9 | EN | Enable. Set EN low to bring the quiescent current ( ( l ) to $<1 \mu \mathrm{~A}$. Registers are set to their defaults when EN is brought from low to high. |
| D1 | 6 | LED_OUT | LED Current Source. Connect this pin to the anode of the flash LED. |
| D2 | 4 | SDA | $1^{12} C$ Data Signal in $1^{2} C$ Mode. |
| D3 | 5 | SCL | $1^{2} C$ Clock Signal in $I^{2} C$ Mode. |
|  | 0 | EPAD | Exposed Pad. Connect the exposed pad to the ground plane for the LFCSP version. |

[^1]
## ADP1650

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{I}_{\mathrm{L}}=$ inductor current, $\mathrm{I}_{\text {LED }}=$ LED current, LED_OUT $=$ LED output, $\mathrm{I}_{\mathrm{BAT}}=$ battery current.


Figure 6. Startup Flash Mode, $V_{I N}=3.6$ V, $I_{\text {LED }}=1500 \mathrm{~mA}$


Figure 7. Startup Torch Mode, $V_{I N}=3.6 \mathrm{~V}, \mathrm{I}_{\text {LED }}=100 \mathrm{~mA}$


Figure 8. 100 mA Torch to 1500 mA Flash Transition


Figure 9. Switching Waveforms, Flash Mode, $I_{\text {LED }}=1500 \mathrm{~mA}$


Figure 10. Pass-Through to Boost Mode Transition, $I_{\text {LED }}=100 \mathrm{~mA}$


Figure 11. Entry into TxMASK1 Mode


Figure 12. Exit from TxMASK1 Mode


Figure 13. Switching Frequency vs. Supply Voltage (3 MHz Mode)


Figure 14. Standby Current vs. Temperature


Figure 15. Flash Mode Efficiency vs. LED Current


Figure 16. Voltage Regulation Mode Efficiency vs. Load Current


Figure 17. ADC External Voltage Mode Transfer Characteristic


Figure 18. ADC Die Temperature Mode Transfer Characteristic


Figure 19. ADC LED V $V_{F}$ Mode Transfer Characteristic


Figure 20. ADC LED V $V_{F}$ Mode, Code 1000, Midpoint vs. Temperature


Figure 21. ADC External Voltage Mode, Code 1000, Midpoint vs. Temperature


Figure 22. LED Current Accuracy vs. Temperature, $I_{\text {LED }}=1200 \mathrm{~mA}$


Figure 23. LED Current Accuracy vs. Temperature, $I_{\text {LED }}=800 \mathrm{~mA}$


Figure 24. LED Current Error vs. Temperature, $I_{\text {LED }}=1500 \mathrm{~mA}$


Figure 25. LED Current Error vs. Temperature, I $_{\text {LED }}=1000 \mathrm{~mA}$

## THEORY OF OPERATION

The ADP1650 is a high power, $\mathrm{I}^{2} \mathrm{C}$ programmable white LED driver ideal for driving white LEDs for use as a camera flash. The ADP1650 includes a boost converter and a current regulator suitable for powering one high power white LED.

## WHITE LED DRIVER

The ADP1650 drives a synchronous 3 MHz boost converter as required to power the high power LED. If the sum of the LED forward voltage and current regulator voltage is higher than the battery voltage, the boost turns on. If the battery voltage is higher than the sum of the LED $V_{F}$ and current regulator voltage, the boost is disabled and the part operates in pass-through mode. The ADP1650 uses an integrated PFET high-side current regulator for accurate brightness control.

## MODES OF OPERATION

Once the enable pin is high, the device can be set into the four modes of operation using the LED_MOD bits in Register 0x04, via the $\mathrm{I}^{2} \mathrm{C}$-compatible interface.

LED_MOD $=[00]$ sets the device in standby mode, consuming $3 \mu \mathrm{~A}$ (typical).
LED_MOD $=[01]$ sets the device in fixed VOUT $=5 \mathrm{~V}$ output mode.

LED_MOD $=[10]$ sets the device in assist light mode with continuous LED current.

LED_MOD $=[11]$ sets the device in flash mode with current up to 1.5 A available for up to 1.6 sec .


Figure 26. Detailed Block Diagram

## ASSIST LIGHT

The assist light provides continuous current programmable from 25 mA to 200 mA . Set the assist light current using the I_TOR bits (in Register 0x03). To enable assist, set LED_MOD to assist light mode and set OUTPUT_EN = 1 (in Register 0x04). Disable assist light mode by setting LED_MOD to standby mode or setting OUTPUT_EN $=0$.


Figure 27. Enabling Assist Light Mode

## FLASH MODE

Flash mode provides 300 mA to 1.5 A for a programmable time of up to 1.6 seconds. Set the flash current using the I_FL bits (in Register 0x03) and the maximum flash duration with the FL_TIM bits (in Register 0x02). To enable flash mode, set LED_MOD to flash mode and set OUTPUT_EN = 1. Enable flash without STROBE by setting STR_MODE (in Register 0x04) to 0 (software strobe). When STR_MODE is in hardware strobe mode, setting the STROBE pin high enables flash and synchronizes it to the image sensor. Hardware strobe mode has two modes for timeout: level sensitive and edge sensitive.


Figure 28. Flash Operation: Level-Sensitive Mode
In level-sensitive mode, the duration of STROBE high sets the duration of the flash up to the maximum time set by the FL_TIM timeout. If STROBE is kept high longer than the duration set by FL_TIM, a timeout fault disables the flash.


In edge-sensitive mode, a positive edge on the STROBE pin enables the flash, and the FL_TIM bits set the flash duration.

## ASSIST-TO-FLASH OPERATION



Figure 30. Enabling Assist to Flash (Level-Sensitive) Mode
The STR_POL bit in Register 0x07 changes the default enable of STROBE from low to high to high to low. Additional image sensor-specific assist/flash enable modes are included in the device, and information on these is available on request from the Analog Devices, Inc., sales team.

## TORCH MODE

Set the assist/torch light current using the I_TOR bits. To enable torch mode using a logic signal, set LED_MOD to standby mode and OUTPUT_EN = 1, and then bring GPIO1 high. Disable external torch mode by setting GPIO1 low or programming OUTPUT_EN $=0$. Bringing GPIO1 low during torch mode automatically sets OUTPUT_EN $=0$. To enable torch mode again, program OUTPUT_EN $=1$, and bring GPIO high again.


Figure 31. Enabling External Torch Mode Using GPIO1

## ADP1650

## TORCH-TO-FLASH MODE

The driver can move directly from external torch mode (using GPIO1) to flash mode by bringing STROBE high before GPIO1 $=$ torch is brought low. Bringing torch low before STROBE goes high prevents the flash from firing when STROBE goes high.

The ADP1650 returns to standby mode after a successful flash and sets OUTPUT_EN $=0$.


Figure 32. Enabling Flash Mode from External Torch Mode

## TxMASK OPERATION

When the ADP1650 is in flash mode, the TxMASK1 and TxMASK2 functions reduce the battery load in response to the system enabling a power amplifier. The device remains in flash mode, but the LED driver output current reduces to the programmed TxMASK light level in less than $21 \mu \mathrm{~s}$.


Figure 33. TxMASK1 Operation During Flash (Level-Sensitive) Mode
The device selects the TxMASK1 or TxMASK2 current level based on whether the TxMASK1 or TxMASK2 input is used. After a TxMASK1 or TxMASK2 occurs, a flag is set in the fault information register. When the TxMASK signal goes low again, the LED current goes back to the full flash level in a controlled manner to avoid overshoots on the battery current. If both TxMASK inputs are set high simultaneously, the TXMASK1 current level is used.

## FREQUENCY FOLDBACK

Frequency foldback is an optional mode that optimizes efficiency by reducing the switching frequency to 1.5 MHz when VIN is slightly less than VOUT. Enable frequency foldback by setting FREQ_FB $=1$ in Register 0x04.

## INDICATOR LED DRIVER

The indicator LED driver on GPIO2 provides a programmable current source of between 2.75 mA and 11 mA for driving a red privacy LED. The current level is programmed by the I_ILED bits in Register 0x07. The circuit consists of a programmable current source and a monitoring circuit that uses comparators to determine whether the indicator LED is shorted or open. The threshold for detection of a short is 1.2 V (maximum) and an open circuit is 2.45 V (minimum). The indicator LED must not be used at the same time as a flash or assist/torch event.

## LOW BATTERY LED CURRENT FOLDBACK

As the battery discharges, the lower battery voltage results in higher peak currents through the battery ESR, which may cause early shutdown of the phone. The ADP1650 features an optional low battery detection option, which reduces the flash current (to a programmable level) when the battery voltage falls below a programmable level.


Figure 34. Register 0x09 Sets the Battery Voltage Threshold Level and the Reduced LED Current Level

Table 7. VDD Level at Which the VBAT Low Function Is Enabled

| Bit Name | VDD Level |
| :--- | :--- |
| V_VB_LO | $000=$ disabled (default) |
|  | $001=3.3 \mathrm{~V}$ |
|  | $010=3.35 \mathrm{~V}$ |
|  | $011=3.4 \mathrm{~V}$ |
|  | $100=3.45 \mathrm{~V}$ |
|  | $101=3.5 \mathrm{~V}$ |
|  | $110=3.55 \mathrm{~V}$ |
|  | $111=3.6 \mathrm{~V}$ |

Set $V \_$VB_LO $=000$ to disable the low battery current foldback.

## PROGRAMMABLE BATTERY DC CURRENT LIMIT

The ADP1650 has four optional programmable input dc current limits that limit the maximum battery current that can be taken over all conditions. This allows higher LED currents to be used in a system with significant variation in LED forward voltage $\left(\mathrm{V}_{\mathrm{F}}\right)$ and supply battery voltage without risk of the current allocated to the flash being exceeded.

Table 8. Input DC Current Limit Setting the LED Current

| Bit Name | Current Limit |
| :--- | :--- |
| IL_DC | $00=1.5 \mathrm{~A}$ |
|  | $01=1.75 \mathrm{~A}$ |
|  | $10=2.0 \mathrm{~A}$ (default) |
|  | $11=2.25 \mathrm{~A}$ |

During startup of the flash, if the battery current does not reach the dc current limit, the LED current is set to the current value of the I_FL bits. If the battery current does hit the programmed dc current limit on startup, the LED current does not increase further. The dc current limit flag is set in the fault information register. The I_FL bits in Register 0x03 are set to the actual LED current and are available for readback.


Figure 35. DC Current Limit Operation in a Low Battery, High LED V $V_{F}$ Case
The camera system shown in Figure 36 can adjust the image sensor settings based on the known reduced LED current for a low battery and a high $V_{F}$ LED.


Figure 36. Use of the DC Current Limit in an Optimized Camera System

## ANALOG-TO-DIGITAL CONVERTER OPERATION

The internal 4-bit analog-to-digital converter (ADC) is configurable to measure the LED $\mathrm{V}_{\mathrm{F}}$, integrated circuit (IC) die temperature, or an external voltage using the GPIO2 pin. Read the 4-bit resolution output code back from Register 0x08 using the $\mathrm{I}^{2} \mathrm{C}$ interface.


Figure 37. Available ADC Modes in the ADP1650
The ADC can perform the conversion either immediately on an $I^{2} \mathrm{C}$ command, or it can delay the conversion until the next time the ADP1650 exits an active mode. Delayed conversion can be useful, for example, for measuring the IC temperature at the end of a timed flash period. To set up a delayed conversion, set ADC_EN to the required mode while OUTPUT_EN $=0$. Then set the ADP1650 to the desired output mode (torch, flash assist light, or 5 V output) and set OUTPUT_EN $=1$. The ADC conversion is performed when the ADP1650 exits the chosen mode.

To perform an immediate conversion, set ADC_EN to the required mode during ADP1650 operation (OUTPUT_EN = 1).
Note that an ADC conversion cannot be performed when the ADP1650 is idle. This is interpreted as an attempt to set up a delayed conversion.

## LED $V_{F}$ Mode

The ADC can measure the LED $\mathrm{V}_{\mathrm{F}}$ in both flash and assist/ torch modes. In torch mode, set ADC_EN $=01$ to begin a conversion. The value can be read back from the ADC_VAL[5:2] bits 1 ms after the conversion has started. Assist/torch mode, rather than flash mode, is best in the handset production test to verify the LED $\mathrm{V}_{\mathrm{F}}$.


Figure 38. ADC Timing for All Modes Except $V_{F}$ Measurement in Flash Mode
In flash mode, set ADC_EN $=01$. The conversion happens just before the timeout occurs; therefore, the FL_TIM bits set when the ADC sample occurs. This allows the $\mathrm{V}_{\mathrm{F}}$ to settle from the

## ADP1650

initial peak as the junction temperature of the LED stabilizes. An LED temperature vs. flash time profile for the handset PCB design can be generated during the design phase by varying the FL_TIM bits from the lowest to the highest setting and collecting a $\mathrm{V}_{\mathrm{F}}$ sample on each flash.


Figure 39. ADC Timing for $V_{F}$ Measurement in Flash Mode

## Die Temperature Mode

The ADC measures the IC die temperature and provides the result to the $\mathrm{I}^{2} \mathrm{C}$ interface. This is useful during the design phase of the flash system to optimize PCB layout for the best thermal design.

Write ADC_EN = 10 to begin a die temperature measurement. The value can be read back from the ADC_VAL[5:2] bits 1 ms after the conversion has started. The most stable and accurate value of die temperature is available at the end of the flash pulse.

## External Voltage Mode

The ADC measures the voltage on the GPIO2 pin when the GPIO2 is configured as an ADC input by setting IO2_CFG = 11. One example is using an external temperature-dependent resistor to create a voltage based on the temperature of the flash LED. The EN line can be used for biasing to reduce leakage current when the flash is not being used.

## 5 V OUTPUT OPERATION

The ADP1650 can be used as a 5 V boost to supply up to 500 mA for an audio voltage rail or keypad LED driver voltage. To move into voltage regulation mode, the OUTPUT_EN bit must be set to 0 . To enable the 5 V output, set LED_MOD[1:0] $=01$, and set OUTPUT_EN = 1. The ADP1650 sets the VOUT pin to 5 V and disconnects VOUT from LED_OUT. The VOUT pin is connected to the SW node when the ADP1650 is not enabled. VOUT should not be connected directly to a positive external voltage source because this causes current to flow from VOUT to the battery.

*THE VOUT PIN IS CONNECTED TO THE SW NODE WHEN THE ADP1650 IS NOT ENABLED. VOUT SHOULD NOT BE CONNECTED DIRECTLY TO A POSITIVE EXTERNAL VOLTAGE SOURCE BECAUSE THIS WILL CAUSE CURRENT TO FLOW FROM VOUT TO THE BATTERY.

Figure 40. ADP1650 Voltage Regulation Mode: LED Driver Application


Figure 41. ADP1650 Voltage Regulation Mode: Class-D Audio Application

## ADP1650

## SAFETY FEATURES

For critical fault conditions, such as output overvoltage, flash timeout, LED output short circuit, and overtemperature conditions, the ADP1650 has built-in protection modes. If a critical fault occurs, OUTPUT_EN (Register 0x04) is set to 0 , and the driver shuts down. The appropriate fault bit is set in the fault information register (Register 0x05). The processor can read the fault information register through the $\mathrm{I}^{2} \mathrm{C}$ interface to determine the nature of the fault condition. When the fault register is read, the corresponding fault bit is cleared.

If a noncritical event such as an indicator LED open/short or a TxMASK1 or TxMASK2 event occurs, or the dc current limit or soft inductor current limit is hit, the LED driver continues operating. The corresponding information bits are set in the fault information register until the processor reads them.

## SHORT-CIRCUIT FAULT

When the flash driver is disabled, the high-side current regulator disconnects the dc path between the battery and the LED, protecting the system from an LED short circuit. The LED_OUT pin features short-circuit protection that monitors the LED voltage when the LED driver is enabled. If the LED_OUT pin remains below the short-circuit detection threshold, a short circuit is detected. Bit 6 of the fault information register is set high. The ADP1650 remains disabled until the processor clears the fault register.

## OVERVOLTAGE FAULT

The ADP1650 contains a comparator at the VOUT pin that monitors the voltage between VOUT and GND. If the voltage exceeds 5.5 V (typical), the ADP1650 shuts down. Bit 7 in the fault information register is read back as high. The ADP1650 is disabled until the fault is cleared, ensuring protection against an open circuit.

## DYNAMIC OVERVOLTAGE MODE (DOVP)

Dynamic OVP mode is a programmable feature that limits the VOUT voltage exceeding the OVP level while maintaining as much current as possible through the LED. This mode prevents an overvoltage fault in the case of a much higher than expected LED forward voltage. If the LED forward voltage reduces due to the LED temperature rising, the ADP1650 moves out of DOVP mode and regulates the LED at the programmed current level. Set Bit 7 of Register 0x07 high to enable dynamic OVP mode.

## TIMEOUT FAULT

When external strobe mode is enabled (Register 0x04, Bit 2), and strobe is set to level-sensitive mode (Register 0x04, Bit 5), if the strobe pin remains high for longer than the programmed timeout period, the timeout fault bit (Register 0x05, Bit 4) is read back as high. The ADP1650 remains disabled until the processor clears the fault register.

## OVERTEMPERATURE FAULT

If the junction temperature of the ADP1650 rises above $150^{\circ} \mathrm{C}$, a thermal protection circuit shuts down the device. Bit 5 of the fault information register is set high. The ADP1650 remains disabled until the processor clears the fault register.

## INDICATOR LED FAULT

The GPIO2 pin features open- and short-circuit protection in the indicator LED mode. If a short or open circuit occurs, Bit 2 of the fault information register is set high. The indicator LED regulator ensures that no damage occurs to the IC during a fault.

## CURRENT LIMIT

The internal switch limits battery current by ensuring that the peak inductor current does not exceed the programmed limit (current limit is set by Bit 6 and Bit 7 in Register 0x04). The default mode of the ADP1650 is soft current limit mode. If the peak inductor current hits the limit, Bit 1 of the fault information register is set, and the inductor and LED current cannot increase further. The ADP1650 continues to operate. If the ADP1650 has soft current limit disabled and the peak inductor current exceeds the limit, the part shuts down and Bit 1 of the fault information register is set high. In this case, ADP1650 remains disabled until the processor clears the fault register.

## INPUT UNDERVOLTAGE

The ADP1650 includes a battery undervoltage lockout circuit. During 5 V or LED operation, if the battery voltage drops below the 2.4 V (typical) input UVLO threshold, the ADP1650 shuts down. A power-on reset circuit resets the registers to their default conditions when the voltage rises above the UVLO rising threshold.

## SOFT START

The ADP1650 has a soft start mode that controls the rate of increase of battery current at startup by digitally controlling the output current ramp. The maximum soft start time is 0.6 ms .

## RESET USING THE ENABLE (EN) PIN

A low-to-high transition on the EN pin resets all registers to their default values. Bringing EN low reduces the IQ to $0.2 \mu \mathrm{~A}$ (typical).

## CLEARING FAULTS

The information bits and faults in Register 0x05 clear automatically when the processor reads the fault register.

## $I^{2} \mathbf{C}$ INTERFACE

The ADP1650 includes an $\mathrm{I}^{2} \mathrm{C}$-compatible serial interface for control of the LED current, as well as for readback of system status registers. The $\mathrm{I}^{2} \mathrm{C}$ chip address is $0 \times 30$ ( $0 \times 60$ in write mode and $0 \times 61$ in read mode). Additional $\mathrm{I}^{2} \mathrm{C}$ addresses are available on request.

Figure 42 illustrates the $\mathrm{I}^{2} \mathrm{C}$ write sequence to a single register. The subaddress content selects which of the nine ADP1650 registers is written to. The ADP1650 sends an acknowledgment to the master after the 8 -bit data byte has been written. Figure 43 shows the $\mathrm{I}^{2} \mathrm{C}$ read sequence of a single register.

The register definitions are shown in the $\mathrm{I}^{2} \mathrm{C}$ Register Map section.


## ADP1650

## I 2 C REGISTER MAP

The lowest bit number (0) represents the least significant bit, and the highest bit number (7) represents the most significant bit.
Table 9. Design Information Register (Register 0x00)

| Bit | R/W | Reset State |
| :--- | :--- | :--- |
| $[7: 0]$ | R | 00100010 |

Table 10. VREF and Timer Register (Register 0x02)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| 102_CFG | [7:6] | R/W | $\begin{aligned} & \text { GPIO2 configuration } \\ & 00=\text { high impedance (default) } \\ & 01=\text { indicator LED } \\ & 10=\text { TxMASK2 operation mode } \\ & 11=\text { analog input (to ADC) } \\ & \hline \end{aligned}$ |
| 101_CFG | [5:4] | R/W | ```GPIO1 configuration \(00=\) high impedance (default) \(01=\) torch \(10=\) TxMASK1 operation mode 11 = reserved``` |
| FL_TIM | [3:0] | R/W | $\begin{aligned} & \text { Flash timer value setting } \\ & 0000=100 \mathrm{~ms} \\ & 0001=200 \mathrm{~ms} \\ & 0010=300 \mathrm{~ms} \\ & 0011=400 \mathrm{~ms} \\ & 0100=500 \mathrm{~ms} \\ & 0101=600 \mathrm{~ms} \\ & 0110=700 \mathrm{~ms} \\ & 0111=800 \mathrm{~ms} \\ & 1000=900 \mathrm{~ms} \\ & 1001=1000 \mathrm{~ms} \\ & 1010=1100 \mathrm{~ms} \\ & 1011=1200 \mathrm{~ms} \\ & 1100=1300 \mathrm{~ms} \\ & 1101=1400 \mathrm{~ms} \\ & 1110=1500 \mathrm{~ms} \\ & 1111=1600 \mathrm{~ms} \text { (default) } \end{aligned}$ |

Table 11. Current Set Register (Register 0x03)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| I_FL | [7:3] | R/W | Flash current value setting $00000=300 \mathrm{~mA}$ $00001=350 \mathrm{~mA}$ $00010=400 \mathrm{~mA}$ $00011=450 \mathrm{~mA}$ $00100=500 \mathrm{~mA}$ $00101=550 \mathrm{~mA}$ $00110=600 \mathrm{~mA}$ $00111=650 \mathrm{~mA}$ $01000=700 \mathrm{~mA}$ $01001=750 \mathrm{~mA}$ $01010=800 \mathrm{~mA}$ $01011=850 \mathrm{~mA}$ $01100=900 \mathrm{~mA}$ $01101=950 \mathrm{~mA}$ $01110=1000 \mathrm{~mA}$ (default) $01111=1050 \mathrm{~mA}$ $10000=1100 \mathrm{~mA}$ $10001=1150 \mathrm{~mA}$ $10010=1200 \mathrm{~mA}$ $10011=1250 \mathrm{~mA}$ $10100=1300 \mathrm{~mA}$ $10101=1350 \mathrm{~mA}$ $10110=1400 \mathrm{~mA}$ $10111=1450 \mathrm{~mA}$ $11000=1500 \mathrm{~mA}$ |
| I_TOR | [2:0] | R/W | Torch and assist light current value setting $\begin{aligned} & 000=25 \mathrm{~mA} \\ & 001=50 \mathrm{~mA} \\ & 010=75 \mathrm{~mA} \\ & 011=100 \mathrm{~mA} \text { (default) } \\ & 100=125 \mathrm{~mA} \\ & 101=150 \mathrm{~mA} \\ & 110=175 \mathrm{~mA} \\ & 111=200 \mathrm{~mA} \end{aligned}$ |

## ADP1650

Table 12. Output Mode Register (Register 0x04)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| IL_PEAK | [7:6] | R/W | Inductor peak current limit setting $\begin{aligned} & 00=1.75 \mathrm{~A} \\ & 01=2.25 \mathrm{~A} \\ & 10=2.75 \mathrm{~A} \text { (default) } \\ & 11=3.0 \mathrm{~A} \end{aligned}$ |
| STR_LV | 5 | R/W | $\begin{aligned} & 0=\text { edge sensitive } \\ & 1 \text { = level sensitive (default) } \end{aligned}$ |
| FREQ_FB | 4 | R/W | $\begin{aligned} & 0=\text { frequency foldback to } 1.5 \mathrm{MHz} \text { not allowed (default) } \\ & 1=\text { frequency foldback to } 1.5 \mathrm{MHz} \text { allowed } \end{aligned}$ |
| OUTPUT_EN | 3 | R/W | $\begin{aligned} & 0=\text { output off (default) } \\ & 1=\text { output on } \end{aligned}$ |
| STR_MODE | 2 | R/W | $0=$ software strobe mode (software flash occurs when output is enabled in flash mode) 1 = hardware strobe mode (the STROBE pin must go high for flash) (default) |
| LED_MOD | [1:0] | R/W | Configures LED output mode $00=$ standby mode (default) <br> $01=$ voltage output mode, VOUT $=5 \mathrm{~V}$ <br> $10=$ assist light mode <br> 11 = flash mode |

Table 13. Fault Information Register (Register 0x05)

| Bit Name | Bit | R/W | Description |
| :--- | :--- | :--- | :--- |
| FL_OVP | 7 | R | $0=$ no fault (default) <br> $1=$ overvoltage fault |
| FL_SC | 6 | R | $0=$ no fault (default) <br> $1=$ short-circuit fault |
| FL_OT | 5 | R | $0=$ no fault (default) <br> $1=$ overtemperature fault |
| FL_TO | 4 | R | $0=$ no fault (default) <br> $1=$ timeout fault |
| FL_TX1 | 3 | R | $0=$ no TxMASK1 operation mode during last flash (default) <br> $1=$ TxMASK1 operational mode occurred during last flash |
| FL_IO2 | 2 |  | If GPIO2 is configured as TxMASK2 <br>  |
|  |  |  | $0=$ no TxMASK2 operations mode during last flash (default) |
|  |  |  | $1=$ TxMASK2 operational mode occurred during last flash |
|  |  |  | If GPIO2 is configured as ILED |
|  |  | $0=$ no fault (default) |  |
|  |  | $1=$ indicator LED fault |  |
| FL_IL | 1 | 0 | $0=$ no fault (default) |
|  |  |  |  |
|  |  |  | $0=$ inductor peak current limit fault |
| FL_IDC | 0 | $1=$ programmed dc current limit not hit (default) |  |
|  |  |  |  |

Table 14. Input Control Register (Register 0x06)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| I_TX2 | [7:4] | R/W | TxMASK2 operational mode foldback current $\begin{aligned} & 0000=100 \mathrm{~mA} \\ & 0001=150 \mathrm{~mA} \\ & 0010=200 \mathrm{~mA} \\ & 0011=250 \mathrm{~mA} \\ & 0100=300 \mathrm{~mA} \\ & 0101=350 \mathrm{~mA} \\ & 0110=400 \mathrm{~mA} \text { (default) } \\ & 0111=450 \mathrm{~mA} \\ & 1000=500 \mathrm{~mA} \\ & 1001=550 \mathrm{~mA} \\ & 1010=600 \mathrm{~mA} \\ & 1011=650 \mathrm{~mA} \\ & 1100=700 \mathrm{~mA} \\ & 1101=750 \mathrm{~mA} \\ & 1110=800 \mathrm{~mA} \\ & 1111=850 \mathrm{~mA} \end{aligned}$ |
| I_TX1 | [3:0] | R/W | TxMASK1 operational mode foldback current $0000=100 \mathrm{~mA}$ <br> $0001=150 \mathrm{~mA}$ <br> $0010=200 \mathrm{~mA}$ <br> $0011=250 \mathrm{~mA}$ <br> $0100=300 \mathrm{~mA}$ <br> $0101=350 \mathrm{~mA}$ <br> $0110=400 \mathrm{~mA}$ (default) <br> $0111=450 \mathrm{~mA}$ <br> $1000=500 \mathrm{~mA}$ <br> $1001=550 \mathrm{~mA}$ <br> $1010=600 \mathrm{~mA}$ <br> $1011=650 \mathrm{~mA}$ <br> $1100=700 \mathrm{~mA}$ <br> $1101=750 \mathrm{~mA}$ <br> $1110=800 \mathrm{~mA}$ <br> $1111=850 \mathrm{~mA}$ |

## ADP1650

Table 15. Additional Mode Register, AD_MOD (Register 0x07)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| DYN_OVP | 7 | R/W | $\begin{aligned} & \text { Dynamic OVP } \\ & 0=\text { dynamic OVP off (default) } \\ & 1=\text { dynamic OVP on } \end{aligned}$ |
| SW_LO | 6 | R/W | Force 1.5 MHz switching frequency $0=$ disabled (default) <br> 1 = enabled |
| STR_POL | 5 | R/W | Strobe polarity <br> 0 = active low <br> 1 = active high (default) |
| I_ILED | [4:3] | R/W | Indicator LED current $00=2.75 \mathrm{~mA}$ (default) $01=5.5 \mathrm{~mA}$ $10=8.25 \mathrm{~mA}$ $11=11 \mathrm{~mA}$ |
| IL_DC | [2:1] | R/W | Input dc current limit setting LED current $\begin{aligned} & 00=1.5 \mathrm{~A} \\ & 01=1.75 \mathrm{~A} \\ & 10=2.0 \mathrm{~A} \text { (default) } \\ & 11=2.25 \mathrm{~A} \end{aligned}$ |
| IL_DC_EN | 0 | R/W | Input dc current limit $0=$ disabled (default) <br> 1 = enabled |

Table 16. Additional Mode Register, ADC (Register 0x08)

| Bit Name | Bit | R/W | Description |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | R/W | Test mode <br> $0=$ disabled (default) <br> $1=$ enabled |
| FL_VB_LO | 6 | R | Programmed VBAT low threshold status; low battery mode must be enabled in Register 0x09 <br> $0=$ VDD is greater than the VBAT low threshold (default) <br> $1=$ VDD is less than the VBAT low threshold |
| ADC_VAL | $[5: 2]$ | R/W | ADC readback value; four bits (see Figure 17, Figure 18, and Figure 19) |
| ADC_EN | $[1: 0]$ | R/W | ADC enable mode <br>  |
|  |  | $00=$ disabled (default) |  |
|  |  |  | $01=$ LED VF measurement <br> $10=$ die temperature measurement <br>  |
|  |  |  |  |

Table 17. Battery Low Mode Register (Register 0x09)

| Bit Name | Bit | R/W | Description |
| :---: | :---: | :---: | :---: |
| CL_SOFT | 7 | R/W | $\begin{aligned} & \text { Soft inductor peak current limit } \\ & 0=\text { disabled (ADP1650 is disabled when the inductor peak current limit is hit) } \\ & 1=\text { enabled (default) } \end{aligned}$ |
| I_VB_LO | [6:3] | R | Current setting for VBAT low mode $\begin{aligned} & 0000=300 \mathrm{~mA} \\ & 0001=350 \mathrm{~mA} \\ & 0010=400 \mathrm{~mA} \\ & 0011=450 \mathrm{~mA} \\ & 0100=500 \mathrm{~mA} \\ & 0101=550 \mathrm{~mA} \\ & 0110=600 \mathrm{~mA} \\ & 0111=650 \mathrm{~mA} \\ & 1000=700 \mathrm{~mA} \\ & 1001=750 \mathrm{~mA} \\ & 1010=800 \mathrm{~mA} \text { (default) } \\ & 1011=850 \mathrm{~mA} \\ & 1100=900 \mathrm{~mA} \\ & 1101=950 \mathrm{~mA} \\ & 1110=1000 \mathrm{~mA} \\ & 1111=1050 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| V_VB_LO | [2:0] | R/W | VDD level where VBAT low function is enabled $000=$ disabled (default) $001=3.3 \mathrm{~V}$ $010=3.35 \mathrm{~V}$ $011=3.4 \mathrm{~V}$ $100=3.45 \mathrm{~V}$ $101=3.5 \mathrm{~V}$ $110=3.55 \mathrm{~V}$ $111=3.6 \mathrm{~V}$ |

## ADP1650

## APPLICATIONS INFORMATION <br> EXTERNAL COMPONENT SELECTION

## Selecting the Inductor

The ADP1650 boost converter increases the battery voltage to allow driving of one LED, whose voltage drop is higher than the battery voltage plus the current source headroom voltage. This allows the converter to regulate the LED current over the entire battery voltage range and with a wide variation of LED forward voltage.
The inductor saturation current should be greater than the sum of the dc input current and half the inductor ripple current. A reduction in the effective inductance due to saturation increases the inductor current ripple. Table 18 provides a list of recommended inductors.

## Selecting the Input Capacitor

The ADP1650 requires an input bypass capacitor to supply transient currents while maintaining constant input and output voltages. The input capacitor carries the input ripple current, allowing the input power source to supply only the dc current. Increased input capacitance reduces the amplitude of the switching frequency ripple on the battery. Due to the dc bias characteristics of ceramic capacitors, a $0603,6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R} / \mathrm{X} 7 \mathrm{R}$, $10 \mu \mathrm{~F}$ ceramic capacitor is preferable.
Higher value input capacitors help to reduce the input voltage ripple and improve transient response.
To minimize supply noise, place the input capacitor as close to the VIN pin of the ADP1650 as possible. As with the output
capacitor, a low ESR capacitor is required. Table 19 provides a list of suggested input capacitors.

## Selecting the Output Capacitor

The output capacitor maintains the output voltage and supplies the LED current during the NFET power switch on period. It also stabilizes the loop. The recommended capacitor is a $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, X5R/X7R ceramic capacitor.

Note that dc bias characterization data is available from capacitor manufacturers and should be taken into account when selecting input and output capacitors. The 6.3 V capacitors are best for most designs. Table 20 provides a list of recommended output capacitors.

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias.
Ceramic capacitors have a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric that ensures the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

Table 18. Suggested Inductors

| Vendor | Value $(\boldsymbol{\mu H})$ | Part No. | DCR $(\mathbf{m} \Omega)$ | ISAT $(\mathbf{A})$ | Dimensions $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Toko | 1.0 | FDSD0312 | 41.5 | 4.5 | $3.0 \times 3.0 \times 1.2$ |
| Toko | 1.0 | DFE2520 | 50 | 3.4 | $2.5 \times 2.0 \times 1.2$ |
| Coilcraft | 1.0 | XFL3010 | 43 | 2.4 | $3.0 \times 3.0 \times 1.0$ |
| Murata | 1.0 | LQM32P_G0 | 60 | 3 | $3.2 \times 2.5 \times 1.0$ |
| FDK | 1.0 | MIPS3226D | 40 | 3 | $2.5 \times 2.0 \times 1.2$ |

Table 19. Suggested Input Capacitors

| Vendor | Value | Part No. | Dimensions $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM188R60J106ME47 | $1.6 \times 0.8 \times 0.8$ |
| TDK | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C1608JB0J106K | $1.6 \times 0.8 \times 0.8$ |
| Taiyo Yuden | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | JMK107BJ106MA | $1.6 \times 0.8 \times 0.8$ |

Table 20. Suggested Output Capacitors

| Vendor | Value | Part No. | Dimensions $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM188R6OJ106ME47 | $1.6 \times 0.8 \times 0.8$ |
| TDK | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C1608JBOJ106K | $1.6 \times 0.8 \times 0.8$ |
| Taiyo Yuden | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | JMK107BJ106MA | $1.6 \times 0.8 \times 0.8$ |

The worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage is calculated using the following equation:

$$
C_{E F F}=C_{O U T} \times(1-T E M P C O) \times(1-T O L)
$$

where:
$C_{E F F}$ is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient. $T O L$ is the worst-case component tolerance.
In this example, the $10 \mu \mathrm{~F}$ X5R capacitor has the following characteristics:

TEMPCO from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is $15 \%$.
TOL is $10 \%$.
Cout at VOUT $(\mathrm{MAX})=5 \mathrm{~V}$, is $3 \mu \mathrm{~F}$, as shown in Figure 44 .


Figure 44. DC Bias Characteristic of a $3 \times 6.3$ V, $10 \mu$ F Ceramic Capacitor
Substituting these values in the equation yields

$$
C_{E F F}=3 \mu \mathrm{~F} \times(1-0.15) \times(1-0.1)=2.29 \mu \mathrm{~F}
$$

The effective capacitance needed for stability, which includes temperature and dc bias effects, is $3.0 \mu \mathrm{~F}$.

## PCB LAYOUT

Poor layout can affect performance, causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and power losses. Poor layout can also affect regulation and stability. Figure 45 shows optimized layouts implemented using the following guidelines:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and large currents.
- Route the trace from the inductor to the SW pin with as wide a trace as possible. The easiest path is through the center of the output capacitor.
- Route the LED_OUT path away from the inductor and SW node to minimize noise and magnetic interference.


Figure 45. Layout of the ADP1650 Driving a High Power White LED (WLCSP)


Figure 46. Example Layout of the ADP1650 Driving a High Power White LED (LFCSP)

## OUTLINE DIMENSIONS



Figure 47. 12-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-12-4)
Dimensions shown in millimeters


Figure 48. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Very Thin, Dual Lead (CP-10-9)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option ${ }^{2}$ | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADP1650ACBZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12-Ball Wafer Level Chip Scale Package [WLCSP] | CB-12-4 | LE4 |
| ADP1650ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LGX |
| ADP1650CB-EVALZ |  | Evaluation Board WLCSP Package |  |  |
| ADP1650CP-EVALZ |  | Evaluation Board LFCSP Package |  |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ This package option is halide free.

## ADP1650

NOTES

|  |
| ---: |
| ADP1650 |

NOTES

## ADP1650

## NOTES


[^0]:    ${ }^{1} V_{\text {IN }}$ is the input voltage to the circuit.
    ${ }^{2}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
    ${ }^{3} \mathrm{~V}_{\mathrm{sw}}$ is the voltage on the SW switch pin.

[^1]:    ${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.

