National Semiconductor

# **DS90LV048A 3V LVDS Quad CMOS Differential Line Receiver**

## **General Description**

**Connection Diagram** 

The DS90LV048A is a quad CMOS flow-through differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LV048A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports open, shorted and terminated (100 $\Omega$ ) input failsafe. The receiver output will be HIGH for all fail-safe conditions. The DS90LV048A has a flow-through pinout for easy PCB layout.

The EN and EN\* inputs are ANDed together and control the TRI-STATE outputs. The enables are common to all four receivers. The DS90LV048A and companion LVDS line driver (eq. DS90LV047A) provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

**Dual-in-Line** 

## Features

- >400 Mbps (200 MHz) switching rates
- Flow-through pinout simplifies PCB layout
- 150 ps channel-to-channel skew (typical)
- 100 ps differential skew (typical)
- 2.7 ns maximum propagation delay
- 3.3V power supply design
- High impedance LVDS inputs on power down
- Low Power design (40mW 3.3V static)
- Interoperable with existing 5V LVDS drivers
- Accepts small swing (350 mV typical) differential signal levels
- Supports open, short and terminated input fail-safe
- OV to -100mV threshold region
- Conforms to ANSI/TIA/EIA-644 Standard
- Industrial temperature operating range (-40°C to +85°C)
- Available in SOIC and TSSOP package


**Functional Diagram** 

RIN3+

R<sub>IN3</sub>

Rina

10088802



#### **ENABLES** INPUTS OUTPUT EN EN\* $R_{IN+} - R_{IN-}$ Rout $V_{ID} \ge 0V$ н L or Open Н $V_{ID} \leq -0.1V$ L Full Fail-safe н OPEN/SHORT or Terminated Ζ All other combinations of ENABLE inputs Х

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 2001 National Semiconductor Corporation DS100888

# Truth Table



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.3V to +4V
Input Voltage (R <sub>IN+</sub> , R <sub>IN-</sub> )	-0.3V to 3.9V
Enable Input Voltage (EN, EN*)	–0.3V to (V <sub>CC</sub> + 0.3V)
Output Voltage (R <sub>OUT</sub> )	–0.3V to (V <sub>CC</sub> + 0.3V)
Maximum Package Power Dissip	pation +25°C
M Package	1025 mW
MTC Package	866 mW
Derate M Package	8.2 mW/°C above +25°C
Derate MTC Package	6.9 mW/°C above +25°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature Range Solder	ring

(4 sec.)	+260°C
Maximum Junction	
Temperature	+150°C
ESD Rating (Note 10)	
(HBM, 1.5 kΩ, 100 pF)	≥ 10 kV
(EIAJ, 0 Ω, 200 pF)	$\geq$ 1200 V

## **Recommended Operating** Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+3.0	+3.3	+3.6	V
Receiver Input Voltage	GND		+3.0	V
Operating Free Air				
Temperature (T <sub>A</sub> )	-40	25	+85	°C

## **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V, 0.05V, 2.95V (Note 13)	R <sub>IN+</sub> ,		-35	0	mV
V <sub>TL</sub>	Differential Input Low Threshold		$R_{IN-}$	-100	-35		mV
VCMR	Common-Mode Voltage Range	VID = 200mV pk to pk (Note 5)		0.1		2.3	V
I <sub>IN</sub>	Input Current	$V_{IN} = +2.8V$ $V_{CC} = 3.6V \text{ or } 0V$		-10	±5	+10	μA
		$V_{IN} = 0V$		-10	±1	+10	μA
		$V_{IN} = +3.6V$ $V_{CC} = 0V$		-20	±1	+20	μA
V <sub>он</sub>	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ mV}$	R <sub>OUT</sub>	2.7	3.3		V
		$I_{OH} = -0.4$ mA, Input terminated		2.7	3.3		V
		$I_{OH} = -0.4$ mA, Input shorted		2.7	3.3		V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$			0.05	0.25	V
l <sub>os</sub>	Output Short Circuit Current	Enabled, V <sub>OUT</sub> = 0V (Note 11)		-15	-47	-100	mA
l <sub>oz</sub>	Output TRI-STATE Current	Disabled, $V_{OUT} = 0V$ or $V_{CC}$		-10	±1	+10	μA
V <sub>IH</sub>	Input High Voltage		EN,	2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Input Low Voltage		EN*	GND		0.8	V
I <sub>I</sub>	Input Current	$V_{IN} = 0V$ or $V_{CC}$ , Other Input = $V_{CC}$ or GND		-10	±5	+10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA		-1.5	-0.8		V
I <sub>cc</sub>	No Load Supply Current	EN = V <sub>CC</sub> , Inputs Open	V <sub>cc</sub>		9	15	mA
	Receivers Enabled						
I <sub>ccz</sub>	No Load Supply Current	EN = GND, Inputs Open			1	5	mA
	Receivers Disabled						
Over S	Supply Voltage and Operating Temp	Switching Characteristics perature ranges, unless otherwise specified. (N	lotes 3. 4	4. 7. 8)			

Over Supply Voltage and Operating	Temperature ranges,	unless otherwise s	specified. (Notes 3, 4, 7, 8	8)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	C <sub>L</sub> = 15 pF	1.2	2.0	2.7	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	V <sub>ID</sub> = 200 mV	1.2	1.9	2.7	ns
t <sub>SKD1</sub>	Differential Pulse Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   (Note 6)	(Figure 1 and Figure 2)	0	0.1	0.4	ns
t <sub>SKD2</sub>	Differential Channel-to-Channel Skew; same device		0	0.15	0.5	ns
	(Note 7)					
t <sub>SKD3</sub>	Differential Part to Part Skew (Note 8)				1.0	ns
t <sub>SKD4</sub>	Differential Part to Part Skew (Note 9)				1.5	ns
$t_{TLH}$	Rise Time			0.5	1.0	ns
t <sub>THL</sub>	Fall Time			0.35	1.0	ns

Switching Characteristics (Continued) Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 3, 4, 7, 8)						
SymbolParameterConditionsMinTypMaxUnits						Units
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 2 k\Omega$		8	14	ns
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 15 pF		8	14	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 3 and Figure 4)		9	14	ns
t <sub>PZL</sub>	Enable Time Z to Low			9	14	ns
f <sub>MAX</sub>	Maximum Operating Frequency (Note 14)	All Channels Switching	200	250		MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

**Note 3:** All typicals are given for:  $V_{CC} = +3.3V$ ,  $T_A = +25^{\circ}C$ .

Note 4: Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_r$  and  $t_f$  (0% to 100%)  $\leq 3$  ns for  $R_{IN}$ .

**Note 5:** The VCMR range is reduced for larger VID. Example: if VID = 400mV, the VCMR is 0.2V to 2.2V. The fail-safe condition with inputs shorted is not supported over the common-mode range of 0V to 2.4V, but is supported only with inputs shorted and no external common-mode voltage applied. A VID up to  $V_{CC}$ - 0V may be applied to the R<sub>IN+</sub>/ R<sub>IN-</sub> inputs with the Common-Mode voltage set to  $V_{CC}/2$ . Propagation delay and Differential Pulse skew decrease when VID is increased from 200mV to 400mV. Skew specifications apply for 200mV  $\leq$  VID  $\leq$  800mV over the common-mode range .

Note 6: t<sub>SKD1</sub> is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel Note 7: t<sub>SKD2</sub>. Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.

Note 8: t<sub>SKD3</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V<sub>CC</sub>, and within 5°C of each other within the operating temperature range.

Note 9: t<sub>SKD4</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max–Min| differential propagation delay.

Note 10: ESD Rating:HBM (1.5 k $\Omega$ , 100 pF)  $\ge$  10kV

EIAJ (0Ω, 200 pF) ≥ 1200V


Note 11: Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.

Note 12:  $C_L$  includes probe and jig capacitance.


Note 13:  $V_{CC}$  is always higher than  $R_{IN+}$  and  $R_{IN+}$  and  $R_{IN+}$  are allowed to have a voltage range -0.2V to  $V_{CC}$ - VID/2. However, to be compliant with AC specifications, the common voltage range is 0.1V to 2.3V

Note 14:  $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35V peak to peak). Output criteria: 60/40% duty cycle, V<sub>OL</sub> (max 0.4V), V<sub>OH</sub> (min 2.7V), Load = 15 pF (stray plus probes).

### **Parameter Measurement Information**




#### FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit



#### FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms

3

**DS90LV048A** 



4

## Applications Information (Continued)

termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90LV048A differential line receiver is capable of detecting signals as low as 100mV, over a ±1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift ±1V around this center point. The ±1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground). The device will operate for receiver input voltages up to V<sub>CC</sub>, but exceeding V<sub>CC</sub> will turn on the ESD protection circuitry which will clamp the bus voltages.

The DS90LV048A has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

#### **Power Decoupling Recommendations:**

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended)  $0.1\mu$ F and  $0.001\mu$ F capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes. A  $10\mu$ F (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground.

#### PC Board considerations:

Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s)

Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

#### **Differential Traces:**

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver. Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number or vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or  $45^\circ$  bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

#### Termination:

Use a termination resistor which best matches the differential impedance or your transmission line. The resistor should be between 90 $\Omega$  and 130 $\Omega$ . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice.

Surface mount 1% to 2% resistors are best. PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be < 10mm (12mm MAX)

#### Probing LVDS Transmission Lines:

Always use high impedance (>  $100k\Omega$ ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results.

#### **Cables and Connectors, General Comments:**

When choosing cable and connectors for LVDS it is important to remember:

Use controlled impedance media. The cables and connectors you use should have a matched differential impedance of about  $100\Omega$ . They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver.

For cable distances < 0.5M, most cables can be made to work effectively. For distances  $0.5M \le d \le 10M$ , CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.

#### Threshold:

The LVDS Standard (ANSI/TIA/EIA-644) specifies a maximum threshold of  $\pm 100$ mV for the LVDS receiver. The DS90LV048A supports an enhanced threshold region of -100mV to 0V. This is useful for fail-safe biasing. The threshold region is shown in the Voltage Transfer Curve (VTC) in *Figure 6.* The typical DS90LV048A LVDS receiver switches at about -35mV. Note that with V<sub>ID</sub> = 0V, the output will be in a HIGH state. With an external fail-safe bias of +25mV applied, the typical differential noise margin is now the difference from the switch point to the bias point. In the example below, this would be 60mV of Differential Noise Mar-

## Applications Information (Continued)

gin (+25mV – (-35mV)). With the enhanced threshold region of -100mV to 0V, this small external fail-safe biasing of +25mV (with respect to 0V) gives a DNM of a comfortable 60mV. With the standard threshold region of ±100mV, the

external fail-safe biasing would need to be +25mV with respect to +100mV or +125mV, giving a DNM of 160mVwhich is stronger fail-safe biasing than is necessary for the DS90LV048A. If more DNM is required, then a stronger fail-safe bias point can be set by changing resistor values.




FIGURE 6. VTC of the DS90LV048A LVDS Receiver

#### Fail-Safe Feature:

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

- Open Input Pins. The DS90LV048A is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.
- 2. **Terminated Input.** If the driver is disconnected (cable unplugged), or if the driver is in a TRI-STATE or poweroff condition, the receiver output will again be in a HIGH state, even with the end of cable  $100\Omega$  termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as commonmode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.
- 3. **Shorted Inputs.** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pull up and pull down resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pull up and pull down resistors should be in the  $5k\Omega$  to  $15k\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry.


Additional information on fail-safe biasing of LVDS devices may be found in AN-1194.

## **Pin Descriptions**


Pin No.	Name	Description	
2, 3, 6, 7	R <sub>IN+</sub>	Non-inverting receiver input pin	
1, 4, 5, 8	R <sub>IN-</sub>	Inverting receiver input pin	
10, 11, 14,	R <sub>OUT</sub>	Receiver output pin	
15			
16	EN	Receiver enable pin: When EN is	
		low, the receiver is disabled.	
		When EN is high and EN* is low	
		or open, the receiver is enabled. If	
		both EN and EN* are open circuit,	
		then the receiver is disabled.	
9	EN*	Receiver enable pin: When EN* is	
		high, the receiver is disabled.	
		When EN* is low or open and EN	
		is high, the receiver is enabled. If	
		both EN and EN* are open circuit,	
		then the receiver is disabled.	
13	V <sub>cc</sub>	Power supply pin, +3.3V $\pm$ 0.3V	
12	GND	Ground pin	

## **Ordering Information**


Operating	Package Type/	Order Number
Temperature	Number	
–40°C to +85°C	SOP/M16A	DS90LV048ATM
–40°C to +85°C	TSSOP/MTC16	DS90LV048ATMTC




## Typical Performance Curves (Continued)





Differential Propagation Delay vs



Differential Propagation Delay vs Common-Mode Voltage









**DS90LV048A** 







DS90LV048A 3V LVDS Quad CMOS Differential Line Receiver

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.