

# MM5452/MM5453 Liquid Crystal Display Drivers

# **General Description**

The MM5452 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. It is available in a 40-pin molded package. The chip can drive up to 32 segments of LCD and can be paralleled to increase this number. The chip is capable of driving a 4  $\frac{1}{2}$ -digit 7-segment display with minimal interface between the display and the data source.

The MM5452 stores display data in latches after it is clocked in, and holds the data until new display data is received.


### **Features**

- Serial data input
- No load signal required

- DATA ENABLE (MM5452)
  Wide power supply operation
- TTL compatibility
- 32 or 33 outputs
- Alphanumeric and bar graph capability
- Cascaded operation capability

#### Applications

- COPS™ or microprocessor displays
- Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts
- Remote displays



© 1995 National Semiconductor Corporation TL/F/6137

MM5452/MM5453 Liquid Crystal Display Drivers

February 1995

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings							
If Military/Aerospace specif	ied devices are required,	Storage Temperature	-65°C to +150°C				
please contact the Nation		Power Dissipation	300 mW at +70°C				
Office/Distributors for availa	bility and specifications.		350 mW at +25°C				
Voltage at Any Pin	$V_{SS}$ to $V_{SS}$ + 10V	Junction Temperature	+ 150°C				
Operating Temperature	0°C to +70°C	Lead Temperature (Soldering, 10 sec.)	300°C				

# **Electrical Characteristics**


 $T_A$  within operating range,  $V_{DD}\,=\,3.0V$  to 10V,  $V_{SS}\,=\,$  0V, unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Unit
Power Supply		3		10	V
Power Supply Current	Excluding Outputs				
	OSC = V <sub>SS</sub> , BP IN @ 32 Hz			40	μΑ
	$V_{DD} = 5V$ , Open Outputs, No Clock			10	μΑ
Clock Frequency				500	kHz
Input Voltages					
Logical '0' Level	V <sub>DD</sub> < 4.75	-0.3		0.1 V <sub>DD</sub>	v
	$V_{DD} \ge 4.75$	-0.3		0.8	v
Logical '1' Level	V <sub>DD</sub> > 5.25	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	$V_{DD} \le 5.25$	2.0		V <sub>DD</sub>	v
Output Current Levels					
Segments					
Sink	$V_{DD} = 3V, V_{OUT} = 0.3V$			-20	μΑ
Source	$V_{DD} = 3V, V_{OUT} = V_{DD} - 0.3V$	20			μA
Backplane					
Sink	$V_{DD} = 3V, V_{OUT} = 0.3V$			-320	μΑ
Source	$V_{\text{DD}} = 3V, V_{\text{OUT}} = V_{\text{DD}} - 0.3V$	320			μΑ
Output Offset Voltage	Segment Load 250 pF				
	Backplane Load 8750 pF (Note 1)			±50	mV
Clock Input Frequency, f <sub>C</sub>	(Notes 2 and 3)			500	kHz
High Time, t <sub>h</sub>		950			ns
Low Time, t <sub>l</sub>		950			ns
Data Input					
Set-Up Time, t <sub>DS</sub>		300			ns
Hold Time, t <sub>DH</sub>		300			ns
Data Enable Input		100			
Set-Up Time, t <sub>DES</sub>		100			ns

Note 1: This parameter is guaranteed (not 100% production tested) over operating temperature and supply voltage ranges. Not to be used in Q.A. testing. Note 2: AC input waveform for test purpose:  $t_f \le 20$  ns,  $t_f \le 20$  ns, f = 500 kHz, 50% ±10% duty cycle.

Note 3: Clock input rise and fall times must not exceed 300 ns.


2





## Functional Description (Continued)

Figure 4 shows the input data format. A start bit of logical "1" precedes the 32 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 32 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

If the clock is not continuous, there must be a complete set of 36 clocks otherwise the shift registers will not clear. *Figure 2a* shows the pin-out of the MM5452. Bit 1 is the first bit following the start bit and it will appear on pin 18. *Figure 3* shows the timing relationships between data, clock and DATA ENABLE.








need not be linear; logarithmic or other non-linear functions can be displayed by using weighted resistors or special DACs. This system can be used for status indicators, spectrum analyzers, audio level and power meters, tuning indicators, and other applications.

chips. The oscillator is not used.


time to reduce interference from the display.

Using an external clock allows synchronizing the display

drive with AC power, internal clocks, or DVM integration







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications