

MNLMC660AM-X REV 0C1

 Original Creation Date: 08/16/95
 Last Update Date: 05/19/98
 Last Major Revision Date: 03/31/98

CMOS QUAD OPERATIONAL AMPLIFIER
General Description

The LMC660 CMOS Quad operational amplifier is ideal for operation from a single supply. It operates from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input Vos, drift, and broadband noise as well as voltage gain into realistic loads (2k Ohms and 600 Ohms) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly-Silicon-Gate CMOS process.

See the LMC662 datasheet for a dual CMOS operational amplifier with these same features.

Industry Part Number

LMC660AM

NS Part Numbers

LMC660AMJ/883*

Prime Die

LMC660A

Controlling Document

5962-9209301MCA*

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description Temp (°C)

1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Rail-to-rail output swing.
- Specified for 2k Ohms and 600 Ohms loads.
- High voltage gain. 126dB
- Low input offset voltage. 3mV
- Low offset voltage drift. 1.3uV/ C
- Ultra low input bias current. 2fA
- Input common-mode range includes V-.
- Operating range from +5V to +15V supply.
- $I_{ss} = 375\mu\text{A}/\text{amplifier}$; independent of V+.
- Low distortion. 0.01% at 10kHz
- Slew rate. 1.1V/uS

Applications

- High-impedance buffer or preamplifier.
- Precision current-to-voltage converter.
- Long-term integrator.
- Sample-and-Hold circuit.
- Peak detector.
- Medical instrumentation.
- Industrial controls.
- Automotive sensors.

Recommended Operating Conditions

(Note 1)

Supply Voltage Range

4.75V to 15.5V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_+ = +5V$, $V_- = 0V$, $V_{cm} = 1.5V$, $V_o = V_+/2$, $R_l > 1\text{ M Ohm}$, $R_s = 0$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage				-3.0	3.0	mV	1
					-3.5	3.5	mV	2, 3
Iib	Input Bias Current				-20	20	pA	1
					-100	100	pA	2, 3
Iio	Input Offset Current				-20	20	pA	1
					-100	100	pA	2, 3
CMRR	Common Mode Rejection Ratio	$V_{cm} = 0V$ and $12V$, $V_+ = 15V$			70		dB	1
					68		dB	2, 3
PSRR+	Pos. Power Supply Rejection Ratio	$V_+ = 5V$ and $15V$, $V_o = 2.5V$, $V_- = 0V$			70		dB	1
					68		dB	2, 3
PSRR-	Neg. Power Supply Rejection Ratio	$V_- = -10V$ and $0V$, $V_o = 2.5V$, $V_+ = 5V$			84		dB	1
					82		dB	2, 3
Vcm	Input Common Mode Voltage Range	$V_+ = 5V$ and $15V$ For $CMRR \geq 50dB$			V_+ -2.3	-0.1	V	1
					V_+ -2.6	0	V	2, 3
Icc	Power Supply Current	All Four Amplifiers $V_o = 1.5V$			0.5	2.2	mA	1
					0.5	2.9	mA	2, 3
		$V_+ = 15V$, All 4 amps $V_o = 1.5V$			0.5	5.0	mA	1
					0.5	8.0	mA	2, 3
Io	Output Current	Sourcing, $V_o = 0V$			16		mA	1
					12		mA	2, 3
		Sinking, $V_o = 5V$			16		mA	1
					12		mA	2, 3
		Sourcing, $V_o = 0V$, $V_+ = 15V$			19		mA	1, 2, 3
					19		mA	1, 2, 3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_+ = +5V$, $V_- = 0V$, $V_{cm} = 1.5V$, $V_o = V_+/2$, $R_l > 1\text{ M Ohm}$, $R_s = 0$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
A _{vs}	Large Signal Voltage Gain	Sourcing $V_o = 7.5V$ to $11.5V$, $V_+ = 15V$, R_l connected to $7.5V$, $R_l = 2K\text{ Ohms}$	1		400		V/mV	4
			1		300		V/mV	5, 6
		Sourcing $V_o = 7.5V$ to $11.5V$, $V_+ = 15V$, R_l Connected to $7.5V$, $R_l = 600\text{ Ohms}$	1		200		V/mv	4
			1		150		V/mv	5, 6
		Sinking $V_o = 2.5V$ to $7.5V$, $V_+ = 15V$, R_l Connected to $7.5V$, $R_l = 2K\text{ Ohms}$	1		180		V/mV	4
			1		70		V/mV	5, 6
Sinking $V_o = 2.5V$ to $7.5V$, $V_+ = 15V$, R_l Connected to $7.5V$, $R_l = 600\text{ Ohms}$	1		100		V/mV	4		
	1		20		V/mV	5, 6		
V _{op}	Output Swing	$V_+ = 5V$, $R_l = 2K\text{ Ohm}$ to $V_+/2$			4.82	0.15	V	4
					4.77	0.19	V	5, 6
		$V_+ = 5V$, $R_l = 600\text{ Ohm}$ to $V_+/2$			4.41	0.50	V	4
					4.24	0.63	V	5, 6
		$V_+ = 15V$, $R_l = 2K\text{ Ohm}$ to $V_+/2$			14.50	0.35	V	4
					14.40	0.43	V	5, 6
$V_+ = 15V$, $R_l = 600\text{ Ohm}$ to $V_+/2$			13.35	1.16	V	4		
			13.02	1.42	V	5, 6		

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: $V_+ = +5V$, $V_- = 0V$, $V_{cm} = 1.5V$, $V_o = V_+/2$, $R_l > 1\text{ M Ohm}$, $R_s = 0$

+Sr	Slew Rate	$V_+ = +15V$	2		0.8		V/uS	7
			2		0.5		V/uS	8A, 8B
-Sr	Slew Rate	$V_+ = +15V$	3		0.8		V/uS	7
			3		0.5		V/uS	8A, 8B
G _{bw}	Gain Bandwidth Product	$f = 50KHz$			0.5		MHz	7, 8A, 8B

Note 1: $V_{cm} = 7.5V$ and R_l connected to $7.5V$.

Note 2: Connected as Voltage follower with 0-10V step input. Measurement taken from 4V to 8V.




Note 3: Connected as Voltage follower with 10-0V step input. Measurement taken from 6V to 2V.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
06087HRB4	CERDIP (J), 14 LEAD (B/I CKT)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000165A	CERDIP (J), 14 LEAD (PINOUT)

See attached graphics following this page.

R E V I S I O N S			
LTR	DESCRIPTION	E.C.N.	DATE
H	REVISE PER CURRENT STD; REDRAW	10001	09/15/93
			TL/



CONTROLLING DIMENSION: INCH


NOTES: UNLESS OTHERWISE SPECIFIED

1. LEAD FINISH TO BE 200 MICRONS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AB, DATED 04/1981.


MIL/AERO MIL-M-38510
 CONFIGURATION CONTROL CONFIGURATION CONTROL

APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DRAWN <i>T. LEQUANG</i>	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090	
DFTG. CHK.			
ENGR. CHK.			
APPROVAL			
 PROJECTION INCH [MM]	SCALE	SIZE	DRAWING NUMBER
	N/A	B	MKT-J14A
	DO NOT SCALE DRAWING	SHEET	1 OF 1
		REV	H

CERDIP (J),
 14 LEAD,



LMC660AMJ/883
14 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000165A


National Semiconductor™
 MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0000607	10/23/97	Barbara Lopez	Initial Release to MDS: MNL660AM-X Rev. 0A0.
0B0	M0002496	05/19/98	Barbara Lopez	Update MDS: MNL660AM-X Rev. 0A0 to MNL660AM-X Rev. 0B0. Corrected typo on AVS parameter in condition field. Was: RL=600K Ohms, changed to: RL=600 Ohms. Deleted the K for both Sinking and Sourcing conditions.
0C1	M0002851	05/19/98	Barbara Lopez	Update MDS: MNL660AM-X Rev. 0B0 to MNL660AM-X Rev. 0C1. Updated MDS for Lifetime Buy. Updated B/I circuit. No thermal data available.