

Refer to the evaluation board schematic in *Figure 5*. When the circuit is in regulation, the buck switch is on each cycle for a time determined by R1 and VIN according to the equation:

$$t_{\rm ON} = \frac{1.385 \times 10^{-10} \times R1}{V_{\rm IN}}$$

The on-time of this evaluation board ranges from \approx 4.85 µs at VIN = 8V, to \approx 517 ns at VIN = 75V. The on-time varies inversely with VIN to maintain a nearly constant switching fre-

quency. At the end of each on-time the Minimum Off-Timer ensures the buck switch is off for at least 300 ns. In normal operation, the off-time is much longer. During the off-time, the load current is supplied by the output capacitor (C2). When the output voltage falls sufficiently that the voltage at FB is below 2.5V, the regulation comparator initiates a new on-time period. For stable, fixed frequency operation, a minimum of 25 mV of ripple is required at FB to switch the regulation comparator. The current limit threshold is \approx 470 mA at Vin = 8V, and \approx 415 mA at Vin = 75V. Refer to the LM5008A data sheet for a more detailed block diagram, and a complete description of the various functional blocks.

Board Layout and Probing

The pictorial in *Figure 1* shows the placement of the circuit components. The following should be kept in mind when the board is powered:

1) When operating at high input voltage and high load current, forced air flow may be necessary.

2) The LM5008A, and diode D1 may be hot to the touch when operating at high input voltage and high load current.

3) Use CAUTION when probing the circuit at high input voltages to prevent injury, as well as possible damage to the circuit.

4) At maximum load current, the wire size and length used to connect the load becomes important. Ensure there is not a significant drop in the wires between this evaluation board and the load.

Board Connection/Start-up

The input connections are made to the J1 connector. The load is connected to the J2 (OUT) and J3 (GND) terminals. Ensure the wires are adequately sized for the intended load current. Before start-up a voltmeter should be connected to the input terminals, and to the output terminals. The load current should be monitored with an ammeter or a current probe. It is rec-

ommended that the input voltage be increased gradually to 8V, at which time the output voltage should be 5V. If the output voltage is correct with 8V at VIN, then increase the input voltage as desired and proceed with evaluating the circuit. DO NOT EXCEED 75V AT VIN.

Output Ripple Control

The LM5008A requires a minimum of 25 mVp-p ripple at the FB pin, in phase with the switching waveform at the SW pin, for proper operation. The required ripple can be supplied from ripple at V_{OUT} , through the feedback resistors as described in Option A below. Options B and C provide lower output ripple with one or two additional components.

Option A) Lowest Cost Configuration: In this configuration R5 is installed in series with the output capacitance (C2). Since $\geq 25 \text{ mVp-p}$ are required at the FB pin, R5 must be chosen to generate $\geq 50 \text{ mVp-p}$ at V_{OUT} , knowing that the minimum ripple current in this circuit is $\cong 66 \text{ mAp-p}$ at minimum V_{IN} . Using 0.82Ω for R5, the ripple at V_{OUT} ranges from $\cong 54 \text{ mVp-p}$ to $\cong 135 \text{ mVp-p}$ over the input voltage range. If the application can accept this ripple level, this is the most economical solution. The circuit is shown in *Figure 2*. See *Figure 8*.




FIGURE 2. Lowest Cost Configuration

Option B) Intermediate Ripple Configuration: This configuration generates less ripple at V_{OUT} than option A above by

the addition of one capacitor (Cff) across R3, as shown in Figure 3.




FIGURE 3. Intermediate Ripple Configuration

Since the output ripple is passed by Cff to the FB pin with little or no attenuation, R5 can be reduced so the minimum ripple at V_{OUT} is \approx 25 mVp-p. The minimum value for Cff is calculated from:

$$Cff \geq \frac{3 \times t_{ON (max)}}{(R3//R4)}$$

where $t_{ON(max)}$ is the maximum on-time (at minimum V_{IN}), and R3//R4 is the parallel equivalent of the feedback resistors. The ripple at V_{OUT} ranges from 26 mVp-p to 64 mVp-p over the input voltage range. See *Figure 8*.

Option C) Minimum Ripple Configuration: To obtain minimum ripple at V_{OUT} , R5 is set to 0Ω , and RA, CA, and CB are added to generate the required ripple for the FB pin. In this configuration, the output ripple is determined primarily by the characteristics of the output capacitance and the inductor's ripple current. See *Figure 4*.

The ripple voltage required by the FB pin is generated by RA, and CA since the SW pin switches from -1V to $V_{\rm IN}$, and the right end of CA is a virtual ground. The values for RA and CA are chosen to generate a 50-100 mVp-p triangle waveform at their junction. That triangle wave is then coupled to the FB pin through CB. The following procedure is used to calculate values for RA, CA and CB:

1) Calculate the voltage V_A :

$$V_{A} = V_{OUT} - (V_{SW} \times (1 - (V_{OUT}/V_{IN})))$$

where V_{SW} is the absolute value of the voltage at the SW pin during the off-time (typically 0.6V), and V_{IN} is the minimum input voltage. For this circuit, V_A calculates to 4.78V. This is the approximate DC voltage at the RA/CA junction, and is used in the next equation.

2) Calculate the RA x CA product:

$$RA \times CA = \frac{(V_{IN} - V_A) \times t_{ON}}{\Delta V}$$

where t_{ON} is the maximum on-time ($\approx 4.85 \ \mu$ s), V_{IN} is the minimum input voltage, and ΔV is the desired ripple amplitude at the RA/CA junction, 50 mVp-p for this example.

RA x CA =
$$\frac{(8V - 4.78V) \times 4.85 \ \mu s}{0.05V}$$
 = 3.12 x 10⁻⁴

RA and CA are then chosen from standard value components to satisfy the above product. Typically CA is 3000 to 10000 pF, and RA is 10 k Ω to 300 k Ω . CB is chosen large compared to CA, typically 0.1 µF. The ripple at V_{OUT} is typically less than 10 mVp-p. See *Figure 4* and *Figure 8*.




FIGURE 4. Minimum Output Ripple Configuration

Current Limit Off-Time

When current limit is detected the on-time period is immediately terminated, and the off-time forced by the LM5008A must be greater than the maximum normal off-time, which occurs at maximum input voltage. The longer-than-normal off-time is necessary to allow the inductor current to decrease at least as much, if not more, than the current increase which occurred during the on-time leading to the current limit detection. The forced off-time is determined by the resistor at the RCL pin (R2), and is calculated from the following:

 $T_{OFF} = 10^{-5}/(0.285 + (V_{FB}/6.35 \times 10^{-6} \times R2))$

where V_{FB} is the voltage at the FB pin at the time of the current limit detection. In this evaluation board, the maximum normal off-time is approximately 7.2 μ s (at 75V). Due to the 25% tolerance of the on-time, the off-time tolerance is also 25%, yielding a maximum possible off-time of 9 μ s. Allowing for the response time of the current limit detection circuit (350 ns) the maximum off-time, for the purpose of this calculation, is increased to 9.35 μ s. This is increased an additional 25% to


11.7 μ s to allow for the tolerances of the above equation. Using the above equation, R2 calculates to 691 k Ω at V_{FB} = 2.5V. A standard value 715 k Ω resistor is used.

Monitor The Inductor Current

The inductor's current can be monitored or viewed on a scope with a current probe. Remove R6, and install an appropriate current loop across the two large pads where R6 was located. In this way the inductor's ripple current and peak current can be accurately determined.

Scope Probe Adapters

Scope probe adapters are provided on this evaluation board for monitoring the waveform at the SW pin, and at the circuit's output (V_{OUT}), without using the probe's ground lead which can pick up noise from the switching waveforms. The probe adapters are suitable for Tektronix P6137 or similar probes, with a 0.135" diameter.



4

Bill of Materials						
Item	Description	Mfg., Part Number	Package			
C1	Ceramic Capacitor	TDK C3216X7R2A105M or Murata GRM31CR72A105KA01L	1206	1 μF, 100V		
C2	Ceramic Capacitor	TDK C3225X7R1C226M or Murata GRM32ER71C226KE18L	1210	22 µF, 16V		
C3	Ceramic Capacitor	TDK C1608X7R1C474M or TDK C1608X7R1C474K	0603	0.47 µF, 16V		
C4	Ceramic Capacitor	TDK C1608X7R1H103M	0603	0.01 µF, 50V		
C5	Ceramic Capacitor	TDK C2012X7R2A104M or Murata GRM188R72A104KA35D	0805	0.1 μF, 100V		
D1	Schottky Diode	Diodes Inc. DFLS1100 or Central Semi CMMSH1-100	Power DI123	100V, 1A		
L1	Power Inductor	Coiltronics DR1050-221-R or TDK SLF10145T-221MR65	10mm x 10mm	220 µH		
R1	Resistor	Vishay CRCW06032803F	0603	280k		
R2	Resistor	Vishay CRCW06037153F	0603	715k		
R3, R4	Resistor	Vishay CRCW06033011F	0603	3.01k		
R5	Resistor	Panasonic ERJ-3RQFR82V	0603	0.82 ohms		
R6	Resistor	Vishay CRCW08050000Z	0805	0Ω Jumper		
U1	Switching Regulator	National Semiconductor LM5008AMM	MSOP-8			



Circuit Performance






FIGURE 6. Efficiency vs Load Current



30086311


FIGURE 7. Efficiency vs Input Voltage

www.national.com



30086312









7

AN-1925




00000

FIGURE 10. Current Limit vs Input Voltage




30086320

FIGURE 11. Line Regulation







Typical Waveforms



Trace 1 = SW Pin Trace 3 = V_{OUT} Trace 4 = Inductor Current Vin = 12V, lout = 200 mA








Trace 1 = SW Pin Trace 3 = V_{OUT} Trace 4 = Inductor Current Vin = 12V, lout = 0 mA




PC Board Layout




Board Silkscreen

30086317



Board Top Layer

30086318



Board Bottom Layer (Viewed from Top)

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com

AN-1925

National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com