

# **TEA1753LT**

# **GreenChip III SMPS control IC**

Rev. 2 — 8 April 2011

**Product data sheet** 

## 1. General description

The GreenChip III is the third generation of green Switched Mode Power Supply (SMPS) controller ICs. The TEA1753LT combines a controller for Power Factor Correction (PFC) and a flyback controller. Its high level of integration allows the design of a cost-effective power supply with a very low number of external components.

The special built-in green functions provide high efficiency at all power levels. This applies to quasi-resonant operation at high power levels, quasi-resonant operation with valley skipping, as well as to reduced frequency operation at lower power levels. At low power levels, the PFC switches off to maintain high efficiency.

During low power conditions, the flyback controller switches to frequency reduction mode and limits the peak current to an adjustable minimum value. This will ensure high efficiency at low power and good standby power performance while minimizing audible noise from the transformer.

For no-load operation, the controller can be switched to the power down mode. In this mode the controller is shutdown for very low standby power applications.

The TEA1753LT is a MultiChip Module (MCM), containing 2 chips. The proprietary high voltage BCD800 process which makes direct start-up possible from the rectified universal mains voltage in an effective and green way. The second low voltage Silicon On Insulator (SOI) is used for accurate, high speed protection functions and control.

The TEA1753LT enables highly efficient and reliable supplies with power requirements of up to 250 W to be designed easily and with a minimum number of external components.

**Remark:** It should be noted that all values provided throughout the running text, are typical values unless otherwise stated.



#### 2. Features and benefits

#### 2.1 Distinctive features

- Integrated PFC and flyback controller
- Universal mains supply operation (70 V AC to 276 V AC)
- Dual boost PFC with accurate maximum output voltage (NXP patented)
- High level of integration, resulting in a very low external component count and a cost-effective design
- Adjustable PFC switch-off delay

#### 2.2 Green features

- On-chip start-up current source
- Power down functionality for very low standby power

#### 2.3 PFC green features

- Valley/zero voltage switching for minimum switching losses (NXP patented)
- Frequency limitation to reduce switching losses
- PFC is switched off when a low load is detected at the flyback output

## 2.4 Flyback green features

- Valley switching for minimum switching losses (NXP patented)
- Frequency reduction with adjustable minimum peak current at low power operation to maintain high efficiency at low output power levels

#### 2.5 Protection features

- Safe restart mode for system fault conditions
- Continuous mode protection by means of demagnetization detection for both converters (NXP patented)
- UnderVoltage Protection (UVP) (foldback during overload)
- Accurate OverVoltage Protection (OVP) for both converters (adjustable for flyback converter)
- Mains voltage independent OverPower Protection (OPP)
- Open control loop protection for both converters. The open-loop protection on the flyback converter is latched
- IC OverTemperature Protection (OTP)
- Low and adjustable OverCurrent Protection (OCP) trip level for both converters
- General purpose input for latched protection, e.g. to be used for system OverTemperature Protection (OTP)

# 3. Applications

The device can be used in all applications that require an efficient and cost-effective power supply solution up to 250 W. Notebook adapters, in particular, benefit from the high level of integration

TEA1753LT




# 4. Ordering information

## Table 1. Ordering information


Type number	Package						
	Name	Description	Version				
TEA1753LT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				

# 5. Block diagram



# 6. Pinning information

## 6.1 Pinning



## 6.2 Pin description


Table 2. Pin description

Symbol	Pin	Description
V <sub>CC</sub>	1	supply voltage
GND	2	ground
FBCTRL	3	control input for flyback
FBAUX	4	input from auxiliary winding for demagnetization timing and overvoltage protection for flyback
LATCH	5	general purpose protection input
PFCCOMP	6	frequency compensation pin for PFC
VINSENSE	7	sense input for mains voltage
PFCAUX	8	input from auxiliary winding for demagnetization timing for PFC
VOSENSE	9	sense input for PFC output voltage
FBSENSE	10	programmable current sense input for flyback
PFCSENSE	11	programmable current sense input for PFC
PFCDRIVER	12	gate driver output for PFC
FBDRIVER	13	gate driver output for flyback
PFCTIMER	14	delay timer pin for PFC on/off control
HVS	15	high voltage safety spacer, not connected
HV	16	high voltage start-up and valley sensing of flyback part

# 7. Functional description

#### 7.1 General control

The TEA1753LT contains a controller for a power factor correction circuit as well as a controller for a flyback circuit. A typical configuration is shown in Figure 3.



#### 7.1.1 Start-up and UnderVoltage LockOut (UVLO)

Initially the capacitor on the V<sub>CC</sub> pin is charged from the high voltage mains via the HV pin.

As long as  $V_{CC}$  is below  $V_{trip}$ , the charge current is low. This protects the IC in case the  $V_{CC}$  pin is shorted to ground. For a short start-up time the charge current above  $V_{trip}$  is increased until  $V_{CC}$  reaches  $V_{th(UVLO)}$ . If  $V_{CC}$  is between  $V_{th(UVLO)}$  and  $V_{startup}$ , the charge current is low again, ensuring a low duty cycle during fault conditions.

The control logic activates the internal circuitry and switches off the HV charge current when the voltage on pin  $V_{CC}$  passes the  $V_{startup}$  level. First, the LATCH pin current source is activated and the soft start capacitors on the PFCSENSE and FBSENSE pins are charged. Also the clamp circuit on the PFCCOMP pin is activated. When the LATCH pin voltage exceeds the  $V_{en(LATCH)}$  voltage, the PFCCOMP pin voltage reaches the  $V_{en(PFCCOMP)}$  voltage and the soft start capacitor on the PFCSENSE pin is charged, the PFC circuit is activated. Also the flyback converter is activated (providing the soft start capacitor on the FBSENSE pin is charged). The output voltage of the flyback converter is then regulated to its nominal output voltage. The IC supply is taken over by the auxiliary winding of the flyback converter. See Figure 4.

If during start-up the LATCH pin does not reach the  $V_{en(LATCH)}$  level before  $V_{CC}$  reaches  $V_{th(UVLO)}$ , the LATCH pin output is deactivated and the charge current is switched on again.




As soon as the flyback converter is started, the voltage on the FBCTRL pin is monitored. If the output voltage of the flyback converter does not reach its intended regulation level within a predefined time, the voltage on the FBCTRL pin reaches the  $V_{to(FBCTRL)}$  level, an error is assumed and a latched protection is initiated.

When one of the protection functions is activated, both converters stop switching and the  $V_{CC}$  voltage drops to  $V_{th(UVLO)}$ . A latched protection recharges the capacitor  $C_{VCC}$  via the HV pin, but does not restart the converters. For a safe restart protection, the capacitor is recharged via the HV pin and the device restarts (see block diagram, Figure 1).

In the event of an overvoltage protection of the PFC circuit,  $V_{VOSENSE} > V_{OVP(VOSENSE)}$ , only the PFC controller stops switching until the VOSENSE pin voltage drops below  $V_{OVP(VOSENSE)}$  again. Also, if a mains undervoltage is detected  $V_{VINSENSE} < V_{stop(VINSENSE)}$ , only the PFC controller stops switching until  $V_{VINSENSE} > V_{start(VINSENSE)}$  again.

When the voltage on pin  $V_{CC}$  drops below the undervoltage lockout level, both controllers stop switching and reenter the safe restart mode. In the safe restart mode the driver outputs are disabled and the  $V_{CC}$  pin voltage is recharged via the HV pin.

7 of 31



#### 7.1.2 Power down

For very low standby power applications the power-down mode can be activated by pulling the VINSENSE pin below the  $V_{th(pd)}$  level. The TEA1753LT will stop switching and the safe restart protection will be activated. Because the high voltage start-up current source is also disabled during power-down, the TEA1753LT will not restart until the VINSENSE pin voltage is raised again. During power down all internal circuitry is disabled except for a voltage detection circuit on the VINSENSE pin. This circuit is supplied by the HV pin and will draw 16  $\mu\text{A}$  from the HV pin for biasing.

#### 7.1.3 Supply management

All internal reference voltages are derived from a temperature compensated and trimmed on-chip band gap circuit. Internal reference currents are derived from a temperature compensated and trimmed on-chip current reference circuit.

#### 7.1.4 Latch input

Pin LATCH is a general purpose input pin, which is used to switch off both converters. The pin sources a current  $I_{O(LATCH)}$  of 80  $\mu$ A. Switching off both converters is stopped as soon as the voltage on this pin drops below 1.25 V.

At initial start-up the switching is inhibited until the capacitor on the LATCH pin is charged above 1.35 V. No internal filtering is done on this pin. An internal Zener clamp of 2.9 V protects this pin from excessive voltages.

#### 7.1.5 Fast latch reset

In a typical application the mains can be interrupted briefly to reset the latched protection. The PFC bus capacitor,  $C_{\text{bus}}$ , does not have to discharge for this latched protection to reset.

The PFC bus capacitor,  $C_{bus}$ , must discharge to allow the  $V_{CC}$  to drop to the reset level. When the latched protection is set, the clamping circuit of the VINSENSE circuit is disabled. (see also Section 7.2.10). As soon as the VINSENSE voltage drops below 750 mV and after that is raised to 870 mV, the latched protection is reset.

The latched protection is also reset by removing both the voltage on pin  $V_{CC}$  and on pin HV.

#### 7.1.6 Overtemperature protection

An accurate internal temperature protection is provided in the circuit. When the junction temperature exceeds the thermal shut-down temperature, the IC stops switching. As long as OTP is active, the capacitor  $C_{VCC}$  is not recharged from the HV mains. The OTP circuit is supplied from the HV pin if the  $V_{CC}$  supply voltage is not sufficient.

OTP is a latched protection. It is reset by removing both the voltage on pin  $V_{CC}$  and on pin HV or by the fast latch reset function. (See Section 7.1.5)

#### 7.2 Power factor correction circuit

The power factor correction circuit operates in quasi-resonant or discontinuous conduction mode with valley switching. The next primary stroke is only started when the previous secondary stroke has ended and the voltage across the PFC MOSFET has reached a minimum value. The voltage on the PFCAUX pin is used to detect transformer demagnetization and the minimum voltage across the external PFC MOSFET switch.

## 7.2.1 t<sub>on</sub> control

The power factor correction circuit is operated in t<sub>on</sub> control. The resulting mains harmonic reduction of a typical application is well within the class-D requirements.

### 7.2.2 Valley switching and demagnetization (PFCAUX pin)

The PFC MOSFET is switched on after the transformer is demagnetized. Internal circuitry connected to the PFCAUX pin detects the end of the secondary stroke. It also detects the voltage across the PFC MOSFET. The next stroke is started if the voltage across the PFC MOSFET is at its minimum in order to reduce switching losses and ElectroMagnetic Interference (EMI) (valley switching).

If no demagnetization signal is detected on the PFCAUX pin, the controller generates a Zero Current Signal (ZCS), 50  $\mu$ s after the last PFCGATE signal.

If no valley signal is detected on the PFCAUX pin, the controller generates a valley signal 4 µs after demagnetization is detected.

To protect the internal circuitry during lightning events, for example, it is advisable to add a 5 k $\Omega$  series resistor to this pin. To prevent incorrect switching due to external disturbance, the resistor should be placed close to the IC on the printed-circuit board.

#### 7.2.3 Frequency limitation

To optimize the transformer and minimize switching losses, the switching frequency is limited to  $f_{sw(PFC)max}$ . If the frequency for quasi-resonant operation is above the  $f_{sw(PFC)max}$  limit, the system switches over to discontinuous conduction mode. Also here, the PFC MOSFET is only switched on at a minimum voltage across the switch (valley switching).

#### 7.2.4 Mains voltage compensation (VINSENSE pin)

The mathematical equation for the transfer function of a power factor corrector contains the square of the mains input voltage. In a typical application this results in a low bandwidth for low mains input voltages, while at high mains input voltages the Mains Harmonic Reduction (MHR) requirements may be hard to meet.

To compensate for the mains input voltage influence, TEA1753LT contains a correction circuit. Via the VINSENSE pin the average input voltage is measured and the information is fed to an internal compensation circuit. With this compensation it is possible to keep the regulation loop bandwidth constant over the full mains input range, yielding a fast transient response on load steps, while still complying with class-D MHR requirements.

In a typical application, the bandwidth of the regulation loop is set by a resistor and two capacitors on the PFCCOMP pin.

#### 7.2.5 Soft start-up (pin PFCSENSE)

To prevent audible transformer noise at start-up or during hiccup, the transformer peak current is increased slowly by the soft start function. This can be achieved by inserting  $R_{\rm SS1}$  and  $C_{\rm SS1}$  between pin PFCSENSE and current sense resistor  $R_{\rm SENSE1}$ . An internal current source charges the capacitor to:

$$V_{PFCSENSE} = I_{start(soft)PFC} \times R_{SSI} \tag{1}$$


The voltage is limited to V<sub>start(soft)PFC</sub>.

The start level and the time constant of the increasing primary current level can be adjusted externally by changing the values of R<sub>SS1</sub> and C<sub>SS1</sub>.

$$\tau softstart = 3 \times R_{SSI} \times C_{SSI}$$
 (2)

TEA1753LT

The charging current  $I_{start(soft)PFC}$  flows as long as the voltage on pin PFCSENSE is below 0.5 V. If the voltage on PFCSENSE exceeds 0.5 V, the soft start current source starts limiting current  $I_{start(soft)PFC}$ . As soon as the PFC starts switching, the  $I_{start(soft)PFC}$  current source is switched off; see Figure 5.



#### 7.2.6 Low power mode

When the output power of the flyback converter (see <u>Section 7.3</u>) is low, the flyback converter switches over to frequency reduction mode. When the maximum switching frequency of the flyback drops below 48 kHz, the power factor correction circuit is switched off to maintain high efficiency. The switch-off can be delayed by connecting a capacitor to the PFCTIMER pin (see also <u>Section 7.2.7</u>).

During low power mode operation the PFCCOMP pin is clamped to a minimal voltage of 3.5 V or 2.5 V, dependent on the voltage on VINSENSE pin, and a maximum voltage of 3.7 V. The lower clamp voltage limits the maximum power that is delivered when the PFC is switched on again. The upper clamp voltage ensures that the PFC can return to its normal regulation point in a limited amount of time when returning from low power mode.


As soon as the maximum switching frequency of the flyback converter exceeds 86 kHz, the power factor correction circuit restores normal operation.

#### 7.2.7 PFC off delay (pin PFCTIMER)

When the maximum switching frequency of the flyback controller drops below 48 kHz, the PFC is switched off. To prevent the PFC from switching off due to a fast changing load at the flyback output, the PFC switch-off can be delayed by connecting a capacitor to the PFCTIMER pin.

When the flyback controller part detects a low power, it enters frequency reduction mode and the IC outputs a 5  $\mu$ A current to the PFCTIMER pin. When the voltage on the PFCTIMER pin reaches 3.6 V, the PFC is switched off by performing a soft stop.

When the flyback controller part leaves the frequency reduction mode, a switch discharges the PFCTIMER pin capacitor. When the voltage on the PCTIMER pin drops below 1.27 V, the PFC is switched on (see Figure 6).




#### 7.2.8 Dual-boost PFC

The PFC output voltage is modulated by the mains input voltage. The mains input voltage is measured via the VINSENSE pin. The current is sourced from the VOSENSE pin if the voltage on the VINSENSE pin drops below 2.2 V. To ensure the stable switch-over, a 200 mV transition region is inserted around the 2.2 V, see Figure 7.

For low VINSENSE input voltages, the output current is 8  $\mu$ A. This output current, in combination with the resistors on the VOSENSE pin, sets the lower PFC output voltage level at low mains voltages. At high mains input voltages the current is switched to zero. The PFC output voltage will then be at its maximum. As this current is zero in this situation, it does not effect the accuracy of the PFC output voltage.

For proper switch-off behavior, the VOSENSE current is switched to its maximum value of 8  $\mu$ A, as soon as the voltage on pin VOSENSE drops below 2.1 V .



### 7.2.9 Overcurrent protection (PFCSENSE pin)

The maximum peak current is limited cycle-by-cycle by sensing the voltage across an external sense resistor, R<sub>SENSE1</sub>, on the source of the external MOSFET. The voltage is measured via the PFCSENSE pin.

## 7.2.10 Mains undervoltage lockout/brownout protection (VINSENSE pin)

To prevent the PFC from operating at very low mains input voltages, the voltage on the VINSENSE pin is sensed continuously. As soon as the voltage on this pin drops below the  $V_{\text{stop(VINSENSE)}}$  level, switching of the PFC is stopped.

#### 7.2.11 Overvoltage protection (VOSENSE pin)

To prevent output overvoltage during load steps and mains transients an overvoltage protection circuit is built in.

As soon as the voltage on the VOSENSE pin exceeds the  $V_{ovp(VOSENSE)}$  level, switching of the power factor correction circuit is inhibited. Switching of the PFC recommences as soon as the VOSENSE pin voltage drops below the  $V_{ovp(VOSENSE)}$  level again.

When the resistor between pin VOSENSE and ground is open, the overvoltage protection is also triggered.

## 7.2.12 PFC open-loop protection (VOSENSE pin)

The power factor correction circuit does not start switching until the voltage on the VOSENSE pin is above the  $V_{th(ol)(VOSENSE)}$  level. This protects the circuit from open-loop and VOSENSE short situations.

## 7.2.13 Driver (PFCDRIVER pin)


The driver circuit to the gate of the power MOSFET has a current sourcing capability of –500 mA and a current sink capability of 1.2 A. This permits fast turn-on and turn-off of the power MOSFET for efficient operation.

### 7.3 Flyback controller

The TEA1753LT includes a controller for a flyback converter. The flyback converter operates in quasi-resonant or discontinuous conduction mode with valley switching. The auxiliary winding of the flyback transformer provides demagnetization detection and powers the IC after start-up.

#### 7.3.1 Multimode operation

The TEA1753LT flyback controller can operate in several modes; see Figure 8.




At high output power the converter switches to quasi-resonant mode. The next converter stroke is started after demagnetization of the transformer current. In quasi-resonant mode switching losses are minimized as the converter only switches on when the voltage across the external MOSFET is at its minimum (valley switching, see also Section 7.3.2).

To prevent high frequency operation at lower loads, the quasi-resonant operation changes to discontinuous mode operation with valley skipping in which the switching frequency is limited for EMI to  $f_{sw(fb)max}$  (125 kHz). Again, the external MOSFET is only switched on when the voltage across the MOSFET is at its minimum.

At very low power and standby levels the frequency is controlled down by a Voltage Controlled Oscillator (VCO). The minimum frequency is reduced to zero and during this frequency reduction mode, the primary peak current is kept at an adjustable minimal level to maintain a high efficiency. As the primary peak current is low in frequency reduction operation, no audible noise is noticeable at switching frequencies in the audible range. Valley switching is also active in this mode.

In frequency reduction mode the PFC controller is switched off and the flyback maximum frequency changes linearly with the control voltage on the FBCTRL pin (see <u>Figure 9</u>). For stable on and off switching of the PFC, hysteresis has been added. At no load operation the switching frequency is reduced to (almost) zero.



### 7.3.2 Valley switching (HV pin)

Refer to Figure 10. A new cycle starts when the external MOSFET is activated. After the on-time (determined by the FBSENSE voltage and the FBCTRL voltage), the MOSFET is switched off and the secondary stroke starts. After the secondary stroke, the drain voltage shows an oscillation with a frequency of approximately:

$$f = \frac{1}{[2 \times \pi \times \sqrt{(L_p \times C_d)}]} \tag{3}$$

where  $L_p$  is the primary self-inductance of the flyback transformer and  $C_d$  is the capacitance on the drain node.

TEA1753LT


All information provided in this document is subject to legal disclaimers

© NXP B.V. 2011. All rights reserved

As soon as the internal oscillator voltage is high again and the secondary stroke has ended, the circuit waits for the lowest drain voltage before starting a new primary stroke. Figure 10 shows the drain voltage, valley signal, secondary stroke signal and the internal oscillator signal.

Valley switching allows high frequency operation as capacitive switching losses are reduced, see Equation 4. High frequency operation makes small and cost-effective magnetics possible.

$$P = \frac{1}{2} \times C_d \times V^2 \times f \tag{4}$$



Start of new cycle in a classical Pulse Width Modulation (PWM) system without valley detection.

Fig 10. Signals for valley switching


#### 7.3.3 Current mode control (FBSENSE pin)

Current mode control is used for the flyback converter for its good line regulation.

The primary current is sensed by the FBSENSE pin across an external resistor and compared with an internal control voltage. The internal control voltage is proportional to the FBCTRL pin voltage, see Figure 11.

The FBSENSE pins outputs a current of 3 μA. This current runs through the resistors from the FBSENSE pin to the sense resistor and creates an offset voltage. The minimum peak current of the flyback is adjusted using this offset voltage. Adjusting the minimum peak current level, will change the frequency reduction slope (see Figure 8).

TEA1753LT



The driver output is latched in the logic, preventing multiple switch-on.

### 7.3.4 Demagnetization (FBAUX pin)

The system is always in quasi-resonant or discontinuous conduction mode. The internal oscillator does not start a new primary stroke until the previous secondary stroke has ended.

Demagnetization features a cycle-by-cycle output short circuit protection by immediately lowering the frequency (longer off-time), thereby reducing the power level.

Demagnetization recognition is suppressed during the first  $t_{\text{sup}(xfmr\_ring)}$  time of 2  $\mu$ s. This suppression may be necessary at low output voltages and at start-up and in applications where the transformer has a large leakage inductance.

If pin FBAUX is open circuit or not connected, a fault condition is assumed and the converter stops operating immediately. Operation restarts as soon as the fault condition is removed.


#### 7.3.5 Flyback control/time-out (FBCTRL pin)


The pin FBCTRL is connected to an internal voltage source of 3.5 V via an internal resistor of 3 k $\Omega$ . As soon as the voltage on this pin exceeds 2.5 V, the connection is disabled and the pin is biased with a small current. When the voltage on this pin exceeds 4.5 V, a fault is assumed, switching is inhibited and a latched protection is activated.

When a small capacitor is connected to this pin, a time-out function is created to protect against an open control loop situation. (see <u>Figure 12</u> and <u>Figure 13</u>). The time-out function is disabled by connecting a resistor (100 k $\Omega$ ) to ground on the FBCTRL pin.

If the pin is shorted to ground, switching of the flyback controller is inhibited.

During normal operating conditions, when the converter is regulating the output voltage, the voltage on the FBCTRL pin is between 1.3 V and 2.0 V from minimum to maximum output power.





## 7.3.6 Soft start-up (FBSENSE pin)

To prevent audible transformer noise during start-up, the transformer peak current is slowly increased by the soft start function. This can be achieved by inserting a resistor and a capacitor between pin 10 (FBSENSE) and the current sense resistor.

An internal current source charges the capacitor to:

$$V = I_{start(soft)fb} \times R_{SS2}$$
 (5)


with a maximum of approximately 0.63 V.

The start level and the time constant of the increasing primary current level can be adjusted externally by changing the values of  $R_{\rm SS2}$  and  $C_{\rm SS2}$ .

$$\tau softstart = 3 \times R_{SS2} \times C_{SS2} \tag{6}$$

The soft start current  $I_{\text{start}(\text{soft})\text{fb}}$  is switched on as soon as  $V_{\text{CC}}$  reaches  $V_{\text{startup}}$ . When the voltage on pin FBSENSE has reached 0.63 V the flyback converter starts switching.

The charging current I<sub>start(soft)(FB)</sub> flows as long as the voltage on pin FBSENSE is below approximately 0.63 V. If the voltage on pin FBSENSE exceeds 0.63 V, the soft start current source starts limiting the current. After the flyback converter has started, the soft start current source is switched off.



#### 7.3.7 Maximum on-time

The flyback controller limits the on-time of the external MOSFET to 40  $\mu$ s. When the 'on-time' is longer than 40  $\mu$ s, the IC stops switching and enters the safe restart mode.

#### 7.3.8 Overvoltage protection (FBAUX pin)

An output overvoltage protection is implemented in the GreenChip III series. In the TEA1753LT this works by sensing the auxiliary voltage via the current flowing into pin FBAUX during the secondary stroke. The auxiliary winding voltage is a well-defined replica of the output voltage. Voltage spikes are averaged by an internal filter.

If the output voltage exceeds the OVP trip level, an internal counter starts counting subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If the output voltage exceeds the OVP trip level a few times and not again in a subsequent cycle, the internal counter counts down at twice the speed it uses when counting up. However, after 8 cycles of subsequent OVP events are detected, the IC assumes a true OVP and the OVP circuit switches the power MOSFET off. As the protection is latched, the converter only restarts after the internal latch is reset. In a typical application the mains should be interrupted to reset the internal latch.

The output voltage  $V_{o(OVP)}$  at which the OVP function trips, can be set by the demagnetization resistor,  $R_{FBAUX}$ :


$$V_{o(OVP)} = \frac{N_s}{N_{aux}} (I_{ovp(FBAUX)} \times R_{FBAUX} + V_{clamp(FBAUX)})$$
 (7)

where  $N_s$  is the number of secondary turns and  $N_{aux}$  is the number of auxiliary turns of the transformer. Current  $I_{ovp(FBAUX)}$  is internally trimmed.

The value of  $R_{\text{FBAUX}}$  can be adjusted to the turns ratio of the transformer, thus making an accurate OVP detection possible.

## 7.3.9 Overcurrent protection (FBSENSE pin)

The primary peak current in the transformer is measured accurately cycle-by-cycle using the external sense resistor  $R_{sense2}$ . The OCP circuit limits the voltage on pin FBSENSE to an internal level (see also Section 7.3.3). The OCP detection is suppressed during the leading edge blanking period,  $t_{leb}$ , to prevent false triggering caused by switch-on spikes.




### 7.3.10 Overpower protection

During the primary stroke of the flyback converter the input voltage of the flyback converter is measured by sensing the current that is drawn from the pin FBAUX.

The current information is used to adjust the peak drain current of the flyback converter, which is measured via pin FBSENSE. The internal compensation is such, that a maximum output power can be realized that is almost independent of the input voltage.

The OPP curve is given in Figure 16.



## 7.3.11 Driver (FBDRIVER pin)

The driver circuit to the gate of the external power MOSFET has a current sourcing capability of –500 mA and a current sink capability of 1.2 A. This permits fast turn-on and turn-off of the power MOSFET for efficient operation.

# 8. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Voltages					
V <sub>CC</sub>	supply voltage		-0.4	+38	V
V <sub>LATCH</sub>	voltage on pin LATCH	current limited	-0.4	+5	V
V <sub>FBCTRL</sub>	voltage on pin FBCTRL		-0.4	+5	V
$V_{PFCCOMP}$	voltage on pin PFCCOMP		-0.4	+5	V
V <sub>VINSENSE</sub>	voltage on pin VINSENSE		-0.4	+5	V
V <sub>VOSENSE</sub>	voltage on pin VOSENSE		-0.4	+5	V
V <sub>PFCAUX</sub>	voltage on pin PFCAUX		-25	+25	V
V <sub>FBSENSE</sub>	voltage on pin FBSENSE	current limited	-0.4	+5	V
V <sub>PFCSENSE</sub>	voltage on pin PFCSENSE	current limited	-0.4	+5	V
V <sub>PFCTIMER</sub>	voltage on pin PFCTIMER		-0.4	+5	V
$V_{HV}$	voltage on pin HV		-0.4	+650	V
Currents					
I <sub>FBCTRL</sub>	current on pin FBCTRL		-3	0	mA
I <sub>FBAUX</sub>	current on pin FBAUX		-1	+1	mA
I <sub>PFCSENSE</sub>	current on pin PFCSENSE		-1	+10	mA
I <sub>FBSENSE</sub>	current on pin FBSENSE		-1	+10	mA
I <sub>FBDRIVER</sub>	current on pin FBDRIVER	duty cycle < 10 %	-0.8	+2	Α
I <sub>PFCDRIVER</sub>	current on pin PFCDRIVER	duty cycle < 10 %	-0.8	+2	Α
I <sub>HV</sub>	current on pin HV		-	8	mΑ
General					
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> < 75 °C	-	0.6	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-40	+150	°C
ESD					
V <sub>ESD</sub>	electrostatic discharge	class 1			
	voltage	human body model			
		pins 1 to 13	<u>[1]</u> _	2000	V
		pin 16 (HV)	<u>[1]</u> _	1500	V
		machine model	[2] _	200	V
		charged device model	-	500	V

<sup>[1]</sup> Equivalent to discharging a 100 pF capacitor through a 1.5  $k\Omega$  series resistor.

<sup>[2]</sup> Equivalent to discharging a 200 pF capacitor through a 0.75  $\mu H$  coil and a 10  $\Omega$  resistor.

# 9. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air; JEDEC test board	124	K/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case	in free air; JEDEC test board	37	K/W

## 10. Characteristics

#### Table 5. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Start-up current s	source (pin HV)					
I <sub>HV</sub>	current on pin HV	V <sub>HV</sub> > 80 V				
		$V_{CC} < V_{trip};$ $V_{th(UVLO)} < V_{CC} < V_{startup}$	-	1.0	-	mΑ
		$V_{trip} < V_{CC} < V_{th(UVLO)}$	-	5.4	-	mΑ
		with auxiliary supply	8	20	40	μΑ
		in power down mode	5	16	20	μΑ
$V_{BR}$	breakdown voltage		650	-	-	V
Supply voltage m	anagement (pin V <sub>CC</sub> )					
V <sub>trip</sub>	trip voltage		0.55	0.65	0.75	V
V <sub>startup</sub>	start-up voltage		21	22	23	V
$V_{th(UVLO)}$	undervoltage lockout threshold voltage		14	15	16	V
V <sub>start(hys)</sub>	hysteresis of start voltage	during start-up phase	-	300	-	mV
$V_{hys}$	hysteresis voltage	$V_{startup} - V_{th(UVLO)}$	6.3	7	7.7	V
I <sub>ch(low)</sub>	low charging current	$V_{HV}$ > 80 V; $V_{CC}$ < $V_{trip}$ or $V_{th(UVLO)}$ < $V_{CC}$ < $V_{startup}$	-1.2	-1.0	-0.8	mA
I <sub>ch(high)</sub>	high charging current	$V_{HV} > 80 \text{ V}; V_{trip} < V_{CC} < V_{th(UVLO)}$	-4.6	-5.4	-6.3	mΑ
I <sub>CC(oper)</sub>	operating supply current	no load on pin FBDRIVER and PFCDRIVER	2.25	3	3.75	mΑ
Input Voltage Ser	nsing PFC (pin VINSENSE)					
V <sub>stop(VINSENSE)</sub>	stop voltage on pin VINSENSE		0.85	0.88	0.91	V
V <sub>start(VINSENSE)</sub>	start voltage on pin VINSENSE		1.11	1.15	1.19	V
V <sub>mvc(VINSENSE)max</sub>	maximum mains voltage compensation voltage on pin VINSENSE		4.0	-	-	V
V <sub>flr</sub>	fast latch reset voltage	active after V <sub>th(UVLO)</sub> is detected	-	0.75	-	V
$V_{flr(hys)}$	hysteresis of fast latch reset voltage		-	0.12	-	V
I <sub>I(VINSENSE)</sub>	input current on pin VINSENSE	$V_{\text{VINSENSE}} > V_{\text{stop}(\text{VINSENSE})}$ after $V_{\text{start}(\text{VINSENSE})}$ is detected	5	33	100	nA

 Table 5.
 Characteristics ...continued

,	n wide apcomed.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>bst(dual)</sub>	dual boost voltage	current switch-over point	-	2.2	-	V
		switch-over region	-	200	-	mV
$V_{th(pd)}$	power-down threshold voltage		305	355	405	mV
$V_{hys(pd)}$	power-down hysteresis voltage	power-down hysteresis voltage				
Loop compensat	tion PFC (pin PFCCOMP)					
g <sub>m</sub>	transconductance	V <sub>VOSENSE</sub> to I <sub>O(PFCCOMP)</sub>	60	80	100	μ <b>Α</b> /\
I <sub>O(PFCCOMP)</sub>	output current on pin	V <sub>VOSENSE</sub> = 2.0 V	33	39	45	μΑ
	PFCCOMP	V <sub>VOSENSE</sub> = 3.3 V	-45	-39	-33	μΑ
V <sub>en(PFCCOMP)</sub>	enable voltage on pin	$VINSENSE \ge V_{bst(dual)}$		3.5		V
	PFCCOMP	VINSENSE < V <sub>bst(dual)</sub>		2.5		٧
$V_{clamp(PFCCOMP)}$	clamp voltage on pin PFCCOMP	Low power mode; PFC off; lower clamp voltage.	<u>[1]</u>			
		$VINSENSE \geq V_{bst(dual)}$	-	3.5	-	V
		VINSENSE < V <sub>bst(dual)</sub>	-	2.5	-	V
		Upper clamp voltage	-	3.7	-	V
V <sub>ton(PFCCOMP)zero</sub>	zero on-time voltage on pin PFCCOMP		3.4	3.5	3.6	V
V <sub>ton(PFCCOMP)max</sub>	maximum on-time voltage on pin PFCCOMP		1.20	1.25	1.30	V
Pulse width mod	ulator PFC					
t <sub>on(PFC)</sub>	PFC on-time	$V_{VINSENSE} = 3.3 \text{ V};$ $V_{PFCCOMP} = V_{ton(PFCCOMP)max}$	3.6	4.5	5.0	μS
		$V_{VINSENSE} = 0.9 \text{ V};$ $V_{PFCCOMP} = V_{ton(PFCCOMP)max}$	30	40	53	μS
Output voltage s	ensing PFC (pin VOSENSE)					
$V_{th(ol)(VOSENSE)}$	open-loop threshold voltage on pin VOSENSE		-	1.15	-	V
V <sub>reg(VOSENSE)</sub>	regulation voltage on pin VOSENSE	for $I_{O(PFCCOMP)} = 0$	2.475	2.500	2.525	V
V <sub>ovp(VOSENSE)</sub>	overvoltage protection voltage on pin VOSENSE		2.60	2.63	2.67	V
I <sub>bst(dual)</sub>	dual boost current	$V_{VINSENSE} < V_{bst(dual)}$ or $V_{VOSENSE} < 2.1 \text{ V}$	-	-8	-	μА
		V <sub>VINSENSE</sub> > V <sub>bst(dual)</sub>	-	-30	-	nΑ
Over current pro	tection PFC (pin PFCSENSE)					
V <sub>sense(PFC)max</sub>	maximum PFC sense voltage	$\Delta V/\Delta t = 50 \text{ mV/}\mu\text{s}$	0.49	0.52	0.55	٧
		$\Delta V/\Delta t = 200 \text{ mV/}\mu\text{s}$	0.51	0.54	0.57	V
t <sub>leb(PFC)</sub>	PFC leading edge blanking time		250	310	370	ns
I <sub>prot(PFCSENSE)</sub>	protection current on pin PFCSENSE		-50	-	-5	nA



 Table 5.
 Characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Soft start PFC (pi	n PFCSENSE)					
I <sub>start(soft)PFC</sub>	PFC soft start current		-75	-60	-45	μΑ
V <sub>start(soft)PFC</sub>	PFC soft start voltage	enabling voltage	0.46	0.50	0.54	V
V <sub>stop(soft)PFC</sub>	PFC soft stop voltage	disabling voltage	0.42	0.45	0.48	V
R <sub>start(soft)PFC</sub>	PFC soft start resistance		12	-	-	kΩ
Oscillator PFC						
f <sub>sw(PFC)max</sub>	maximum PFC switching frequency		-	250	-	kHz
t <sub>off(PFC)min</sub>	minimum PFC off-time		0.8	1.1	1.4	μS
Valley switching	PFC (pin PFCAUX)					
$(\Delta V/\Delta t)_{\text{vrec(PFC)}}$	PFC valley recognition voltage change with time		-	-	1.7	V/μs
t <sub>vrec(PFC)</sub>	PFC valley recognition time	V <sub>PFCAUX</sub> = 1 V peak to peak	[2] _	-	300	ns
		demagnetization to $\Delta V/\Delta t = 0$	[3] _	-	50	ns
$t_{to(vrec)PFC}$	PFC valley recognition time-out time		3	4	6	μS
Demagnetization	management PFC (pin PFCAU	X)				
$V_{th(comp)}$ PFCAUX	comparator threshold voltage on pin PFCAUX		-150	-100	-50	mV
t <sub>to(demag)</sub> PFC	PFC demagnetization time-out time		40	50	60	μS
I <sub>prot(PFCAUX)</sub>	protection current on pin PFCAUX	$V_{PFCAUX} = 50 \text{ mV}$	-75	-	<b>-</b> 5	nA
PFC off delay (pir	n PFCTIMER)					
I <sub>source(PFCTIMER)</sub>	source current on pin PFCTIMER		-	-5	-	μА
I <sub>sink(PFCTIMER)</sub>	sink current on pin PFCTIMER,	V <sub>PFCTIMER</sub> = 5 V	-	3.5	-	mΑ
V <sub>start(PFCTIMER)</sub>	start voltage on pin PFCTIMER		-	1.27	-	V
V <sub>stop(PFCTIMER)</sub>	stop voltage on pin PFCTIMER		-	3.6	-	V
Driver (pin PFCD	RIVER)					
I <sub>src(PFCDRIVER)</sub>	source current on pin PFCDRIVER	V <sub>PFCDRIVER</sub> = 2 V	-	-0.5	-	Α
I <sub>sink(PFCDRIVER)</sub>	sink current on pin	V <sub>PFCDRIVER</sub> = 2 V	-	0.7	-	Α
•	PFCDRIVER	V <sub>PFCDRIVER</sub> = 10 V	-	1.2	-	Α
V <sub>O(PFCDRIVER)max</sub>	maximum output voltage on pin PFCDRIVER		-	11	12	V
Over Voltage Pro	tection flyback (pin FBAUX)					
I <sub>ovp(FBAUX)</sub>	overvoltage protection current on pin FBAUX		279	300	321	μА
$N_{cy(ovp)}$	number of overvoltage protection cycles		6	8	12	



 Table 5.
 Characteristics ...continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
-	management flyback (pin FBA			141111	ıур	IVIAA	Oille
<del>_</del>		lox)		60	80	110	mV
$V_{th(comp)}$ FBAUX	comparator threshold voltage on pin FBAUX			60	60	110	IIIV
I <sub>prot(FBAUX)</sub>	protection current on pin FBAUX	V <sub>FBAUX</sub> = 50 mV		<del>-7</del> 5	-	<b>-5</b>	nA
V <sub>clamp(FBAUX)</sub>	clamp voltage on pin FBAUX	$I_{FBAUX} = -100 \mu A$		-0.85	-0.7	-0.55	V
	$I_{FBAUX} = 300 \mu A$					1.09	V
t <sub>sup(xfmr_ring)</sub>	transformer ringing suppression time			1.5	2	2.5	μS
Pulse width mod	ulator flyback						
t <sub>on(fb)min</sub>	minimum flyback on-time			-	t <sub>leb</sub>	-	ns
t <sub>on(fb)max</sub>	maximum flyback on-time			32	40	48	μS
Oscillator flybac	k						
f <sub>sw(fb)max</sub>	maximum flyback switching frequency			100	125	150	kHz
V <sub>start(VCO)</sub> FBCTRL	VCO start voltage on pin FBCTRL			1.3	1.5	1.7	V
f <sub>sw(fb)swon(PFC)</sub>	PFC switch-on flyback switching frequency			-	86	-	kHz
f <sub>sw(fb)swoff(PFC)</sub>	PFC switch-off flyback switching frequency			-	48	-	kHz
$\Delta V_{VCO(FBCTRL)}$	VCO voltage difference on pin FBCTRL			-	-0.2	-	V
Peak current cor	ntrol flyback (pin FBCTRL)						
V <sub>FBCTRL</sub>	voltage on pin FBCTRL	for maximum flyback peak current		1.85	2.0	2.15	V
V <sub>to(FBCTRL)</sub>	time-out voltage on pin	enable voltage		-	2.5	-	V
,	FBCTRL	trip voltage		4.2	4.5	4.8	V
R <sub>int(FBCTRL)</sub>	internal resistance on pin FBCTRL			-	3	-	kΩ
I <sub>O(FBCTRL)</sub>	output current on pin FBCTRL	V <sub>FBCTRL</sub> = 0 V		-1.4	-1.19	-0.93	mΑ
,		V <sub>FBCTRL</sub> = 2 V		-0.6	-0.5	-0.4	mA
I <sub>to(FBCTRL)</sub>	time-out current on pin	V <sub>FBCTRL</sub> = 2.6 V		-36	-30	-24	μΑ
, - ··· <del>-</del> /	FBCTRL	V <sub>FBCTRL</sub> = 4.1 V		-34.5	-28.5	-22.5	μA
Valley switching	flyback (pin HV)						
$(\Delta V/\Delta t)_{\text{vrec(fb)}}$	flyback valley recognition voltage change with time			-75	-	+75	V/µ
t <sub>d(vrec-swon)</sub>	valley recognition to switch-on delay time		<u>[4]</u>	-	150	-	ns
Soft start flyback	<u>-</u>						
I <sub>start(soft)fb</sub>	flyback soft start current			-75	-60	-45	μΑ
V <sub>start(soft)fb</sub>	flyback soft start voltage	enable voltage		0.55	0.63	0.70	V
							kΩ

 Table 5.
 Characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Overcurrent prot	ection flyback (pin FBSENSE)					
$V_{\text{sense(fb)}}$ max	maximum flyback sense voltage	$\Delta V/\Delta t = 50 \text{ mV/}\mu\text{s}$	0.61	0.65	0.69	V
		$\Delta V/\Delta t = 200 \text{ mV/}\mu\text{s}$	0.64	0.68	0.72	
V <sub>sense(fb)min</sub>	minimum flyback sense voltage	$\Delta V/\Delta t = 50 \text{ mV/}\mu\text{s}$	0.305	0.325	0.345	V
$t_{leb(fb)}$	flyback leading edge blanking time		255	305	355	ns
I <sub>adj(FBSENSE)</sub>	adjust current on pin FBSENSE		-3.2	-3	-2.8	μА
Overpower prote	ction flyback (pin FBSENSE)					
V <sub>sense(fb)max</sub>	maximum flyback sense	$\Delta V/\Delta t = 50 \text{ mV/}\mu\text{s}$				
	voltage	$I_{FBAUX} = 80 \mu A$	0.61	0.65	0.69	V
		$I_{FBAUX} = 120 \mu A$	0.57	0.62	0.67	V
		$I_{FBAUX} = 240 \mu A$	0.47	0.52	0.57	V
		$I_{FBAUX} = 360 \mu A$	0.41	0.46	0.51	V
Driver (pin FBDR	IVER)					
I <sub>src(FBDRIVER)</sub>	source current on pin FBDRIVER	V <sub>FBDRIVER</sub> = 2 V	-	-0.5	-	Α
I <sub>sink(FBDRIVER)</sub>	sink current on pin FBDRIVER	V <sub>FBDRIVER</sub> = 2 V	-	0.7	-	Α
		V <sub>FBDRIVER</sub> = 10 V	-	1.2	-	Α
$V_{O(FBDRIVER)(max)}\\$	maximum output voltage on pin FBDRIVER		-	11	12	V
LATCH input (pir	LATCH)					
$V_{\text{prot(LATCH)}}$	protection voltage on pin LATCH		1.23	1.25	1.27	V
I <sub>O(LATCH)</sub>	output current on pin LATCH	V <sub>prot(LATCH)</sub> < V <sub>LATCH</sub> < V <sub>oc(LATCH)</sub>	-85	-80	-75	μΑ
V <sub>en(LATCH)</sub>	enable voltage on pin LATCH	at start-up	1.30	1.35	1.40	V
V <sub>hys(LATCH)</sub>	hysteresis voltage on pin LATCH	$V_{en(LATCH)} - V_{prot(LATCH)}$	80	100	140	mV
V <sub>oc(LATCH)</sub>	open-circuit voltage on pin LATCH		2.65	2.9	3.15	V
Temperature pro	tection					
$T_{pl(IC)}$	IC protection level temperature		130	140	150	°C
$T_{pl(IC)hys}$	hysteresis of IC protection level temperature		-	10	-	°C

<sup>[1]</sup> For a typical application with a compensation network on pin PFCCOMP, like the example in Figure 3.

<sup>[2]</sup> Minimum required voltage change time for valley recognition on pin PFCAUX.

<sup>[3]</sup> Minimum time required between demagnetization detection and  $\Delta V/\Delta t = 0$  on pin PFCAUX.

<sup>[4]</sup> Guaranteed by design.

# 11. Application information

A power supply with the TEA1753LT consists of a power factor correction circuit followed by a flyback converter. See Figure 17.

Capacitor  $C_{VCC}$  buffers the IC supply voltage, which is powered via the high voltage rectified mains during start-up and via the auxiliary winding of the flyback converter during operation. Sense resistors  $R_{SENSE1}$  and  $R_{SENSE2}$  convert the current through the MOSFETs S1 and S2 into a voltage at pins PFCSENSE and FBSENSE. The values of  $R_{SENSE1}$  and  $R_{SENSE2}$  define the maximum primary peak current in MOSFETS S1 and S2.


In the example given, the LATCH pin is connected to a Negative Temperature Coefficient (NTC) resistor. The protection is activated when the resistance drops below a value as calculated below.

$$\frac{V_{prot(LATCH)}}{I_{O(LATCH)}} = 15.6 \text{ k}\Omega \tag{8}$$

A capacitor  $C_{TIMEOUT}$  is connected to the FBCTRL pin. For a 120 nF capacitor, the time-out protection is activated after 10 ms.  $R_{LOOP}$  is added so that the time-out capacitor does not interfere with the normal regulation loop.

 $R_{S1}$  and  $R_{S2}$  are added to prevent the soft start capacitors from being charged during normal operation due to negative voltage spikes across the sense resistors.


Resistor R<sub>AUX1</sub> is added to protect the IC from damage during lightning events.



# 12. Package outline

## SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	l	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	ENCES	EUROPEAN	ICCUIT DATE
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

Fig 18. Package outline SOT109-1 (SO16)



# 13. Revision history

#### Table 6. **Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
TEA1753LT v.2	20110408	Product data sheet	-	TEA1753LT v.1
TEA1753LT v.1	20110304	Objective data sheet	-	-

# 14. Legal information

#### 14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

TEA1753LT

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.



Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**GreenChip** — is a trademark of NXP B.V.

#### 15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# **TEA1753LT**

## **GreenChip III SMPS control IC**

# 16. Contents

1	General description	. 1
2	Features and benefits	. 2
2.1	Distinctive features	. 2
2.2	Green features	. 2
2.3	PFC green features	. 2
2.4	Flyback green features	
2.5	Protection features	. 2
3	Applications	. 2
4	Ordering information	. 3
5	Block diagram	. 4
6	Pinning information	. 5
6.1	Pinning	. 5
6.2	Pin description	. 5
7	Functional description	. 6
7.1	General control	
7.1.1	Start-up and UnderVoltage LockOut (UVLO)	
7.1.2	Power down	
7.1.3	Supply management	
7.1.4	Latch input	
7.1.5	Fast latch reset	
7.1.6	Overtemperature protection	
7.2	Power factor correction circuit	
7.2.1 7.2.2	t <sub>on</sub> control	
1.2.2	Valley switching and demagnetization (PFCAU pin)	10
7.2.3	Frequency limitation	10
7.2.4	Mains voltage compensation (VINSENSE pin)	10
7.2.5	Soft start-up (pin PFCSENSE)	10
7.2.6	Low power mode	11
7.2.7	PFC off delay (pin PFCTIMER)	11
7.2.8	Dual-boost PFC	12
7.2.9	Overcurrent protection (PFCSENSE pin)	12
7.2.10	Mains undervoltage lockout/brownout protection	n
	(VINSENSE pin)	12
7.2.11	Overvoltage protection (VOSENSE pin)	13
7.2.12	PFC open-loop protection (VOSENSE pin)	13
7.2.13	Driver (PFCDRIVER pin)	13
7.3 7.3.1	Flyback controller	13
	Multimode operation	13
7.3.2	Valley switching (HV pin)	14 15
7.3.3 7.3.4	Demagnetization (FBAUX pin)	16
7.3.4	Flyback control/time-out (FBCTRL pin)	16
7.3.6	Soft start-up (FBSENSE pin)	17
7.3.7	Maximum on-time	18
7.3.8	Overvoltage protection (FBAUX pin)	18
7.3.9	Overcurrent protection (FBSENSE pin)	19

7.3.10 7.3.11	Overpower protection	19 19
8	Limiting values	20
9	Thermal characteristics	21
10	Characteristics	21
11	Application information	26
12	Package outline	27
13	Revision history	
14	Legal information	29
14.1	Data sheet status	29
14.2	Definitions	29
14.3	Disclaimers	29
14.4	Trademarks	30
15	Contact information	30
16	Contents	31

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.