

ML610Q482P

8-bit Microcontroller

GENERAL DESCRIPTION

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I^2C bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipe line architecture parallel processing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) equivalent to mask ROM and is most suitable for battery-driven applications.

The on-chip debug function that is installed enables program debugging and programming.

FEATURES

• CPU

- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction system: 16-bit instructions
- Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
- On-Chip debug function
- Minimum instruction execution time
 - 30.5 µs (@32.768 kHz system clock)

0.244µs (@4.096 MHz system clock)

- Internal memory
 - Internal 64KByte Flash ROM (32K×16 bits) (including unusable 1KByte TEST area)
 - Internal 4KByte Data RAM (4096×8 bits)
- Interrupt controller
 - 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
 - 18 maskable interrupt sources (Internal sources: 14, External sources: 4)
- Time base counter
 - Low-speed time base counter ×1 channel
 Frequency compensation (Compensation range: Approx. –488ppm to +488ppm. Compensation accuracy: Approx. 0.48ppm)
 - High-speed time base counter ×1 channel
- Watchdog timer
 - Non-maskable interrupt and reset
 - Free running
 - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s @32.768 kHz)
- Timers
 - 8 bits × 4 channels (Timer0-3: 16-bit x 2 configuration available by using Timer0-1 or Timer2-3)
 - Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)

• PWM

- Resolution 16 bits \times 1 channel

- Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
- UART
 - TXD/RXD × 1 channel
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400 kbps@4MHz), standard mode (100 kbps@1MHz, 50kbps@500kHz)
- Buzzer driver
 - 4 output modes, 8 frequencies, 16 duty levels
- RC oscillation type A/D converter
 - 24-bit counter
 - Time division \times 2 channels
- Analog Comparator
 - Operating voltage: $V_{DD}=1.8V\sim3.6V$
 - Common mode input voltage: $0.2V \sim VDD 1.0V$
 - Input offset voltage: 50mV(max)
 - Interrupt allow edge selection and sampling selection
- General-purpose ports
 - Non-maskable interrupt input port × 1 channel
 - Input-only port × 6 channels (including secondary functions)
 - Output-only port × 4 channels (including secondary functions)
 - Input/output port × 22 channels (including secondary functions)
- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset when oscillation stop of the low-speed clock is detected
 - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function

 Judgment voltages: 	One of 16 levels
T., 1.,	$1.20/(T_{})$

- Judgment accuracy: $\pm 2\%$ (Typ.)
- Clock
 - Low-speed clock: (This LSI can not guarantee the operation without low-speed clock) Crystal oscillation (32.768 kHz/38.4KHz)
 - High-speed clock: Built-in RC oscillation (500 kHz)
 - Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
 - Selection of high-speed clock mode by software:
 Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock

- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.
- Shipment
 - Chip
 - ML610Q482P-xxxWA (Blank product: ML610Q482P-NNNWA) - 48-pin plastic TQFP
 - ML610Q482P-xxxTBZ03A (Blank product: ML610Q482P-NNNTBZ03A) xxx: ROM code number
- Guaranteed operating range
 - Operating temperature: -40°C to +85°C
 - Operating voltage: $V_{DD} = 1.1V$ to 3.6V

BLOCK DIAGRAM ML610Q482P Block Diagram

Figure 1 show the block diagram of the ML610Q482P. "*" indicates the secondary function of each port.





Figure 1 ML610Q482P Block Diagram

PIN CONFIGURATION ML610Q482P TQFP48 Pin Layout





Note:

The assignment of the pads P30 to P35 are not in order.

Figure 2 ML610Q482P TQFP48 Pin Configuration

ML610Q482P Chip Pin Layout & Dimension





Note:

The assignment of the pads P30 to P35 are not in order.



ML610Q482P Pad Coordinates

Table 1 ML610Q482P Pad Coordinates

Chip Center: X=0,Y=0

					Omp		0,1-0
PAD No.	Pad Name	Χ (μm)	Υ (μm)	PAD No.	Pad Name	Χ (μm)	Υ (μm)
1	CMPP	-1036.0	-1380.0	25	PA0	1023.0	1380.0
2	CMPM	-830.0	-1380.0	26	PA1	775.0	1380.0
3	P00	-730.0	-1380.0	27	PA2	651.0	1380.0
4	P01	-482.0	-1380.0	28	PA3	403.0	1380.0
5	P02	-382.0	-1380.0	29	PA4	279.0	1380.0
6	P03	-134.0	-1380.0	30	PA5	31.0	1380.0
7	VSS	-34.0	-1380.0	31	PA6	-93.0	1380.0
8	P24	219.0	-1380.0	32	PA7	-341.0	1380.0
9	P40	327.0	-1380.0	33	VSS	-458.0	1380.0
10	P41	655.0	-1380.0	34	P20	-666.0	1380.0
11	P42	775.0	-1380.0	35	P21	-766.0	1380.0
12	P43	1023.0	-1380.0	36	P22	-1032.0	1380.0
13	P44	1260.0	-912.0	37	P30	-1260.0	922.0
14	P45	1260.0	-778.0	38	P31	-1260.0	769.0
15	P46	1260.0	-530.0	39	P34	-1260.0	521.0
16	P47	1260.0	-426.0	40	P32	-1260.0	417.0
17	TEST	1260.0	-167.0	41	P33	-1260.0	169.0
18	RESET_N	1260.0	-67.0	42	P35	-1260.0	67.0
19	NMI	1260.0	181.0	43	VDD	-1260.0	-122.0
20	VPP	1260.0	281.0	44	VDDL	-1260.0	-333.0
21	VSS	1260.0	411.0	45	VSS	-1260.0	-503.0
22	P10	1261.3	610.0	46	VDDX	-1260.0	-673.0
23	P11	1261.3	858.0	47	XT0	-1260.0	-773.0
24	VDD	1260.0	1010.0	48	XT1	-1260.0	-1021.0

PIN LIST

PAD		Prima	ary function	Secondary function			Tertiary function		
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
7,21, 33,45	Vss	_	Negative power supply pin	_	_		_		
24,43	V _{DD}	_	Positive power supply pin	_			_	_	
44	V _{DDL}	_	Power supply pin for internal logic (internally generated)		_				_
46	V _{DDX}	_	Power supply pin for low-speed oscillation (internally generated)	_		_	_	_	—
20	V_{PP}	_	Power supply pin for Flash ROM			_	_		_
17	TEST	I/O	Input/output pin for testing	_			_	_	
18	RESET_ N	I	Reset input pin		—	_		—	_
47	XT0	I	Low-speed clock oscillation pin	_	—	_	_	—	—
48	XT1	0	Low-speed clock oscillation pin	_	_		_		—
19	NMI	I	Non-maskable interrupt pin	_	—	_	_		_
3	P00/EXI 0	I	Input port, External interrupt 0, Capture 0 input	—	_	—	—	_	—
4	P01/EXI 1	I	Input port, External interrupt 1, Capture 1 input	_	_	_	_	_	_
5	P02/EXI 2/RXD0	I	Input port, External interrupt 2, UART0 receive	_	_	_	_	_	_
6	P03/EXI 3	I	Input port, External interrupt 3	_	_	_	_		_
1	CMPP	I	Analog comparator non-inverted input	_	_		_	_	
2	CMPM	I	Analog comparator inverted input	_			_		
22	P10	1	Input port	OSC0	I	High-speed oscillation	_		—
23	P11	Ι	Input port	OSC1	0	High-speed oscillation	_	—	
34	P20/LE D0	0	Output port	LSCLK	0	Low-speed clock output	_	—	_
35	P21LED 1	0	Output port	OUTCLK	0	High-speed clock output	_	—	_
36	P22/LE D2	0	Output port	BZ0	0	BZ0 output	_	_	_
8	P24/LE D4	0	Output port	PWM0	0	PWM0 output	_		_
37	P30	I/O	Input/output port	IN0	I	RC type ADC0 oscillation input pin	_	_	—
38	P31	I/O	Input/output port	CS0	0	RC type ADC0 reference capacitor connection pin			_
40	P32	I/O	Input/output port	RS0	0	RC type ADC0 reference resistor connection pin	_	_	_
41	P33	I/O	Input/output port	RT0	0	RC type ADC0 resistor sensor connection pin	_		
39	P34	I/O	Input/output port	RCT0	0	RC type ADC0 resistor/capacitor sensor connection pin	PWM0	0	PWM0 output

PAD	Primary function		Secondary function			Tertiary function			
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
42	P35	I/O	Input/output port	RCM	0	RC type ADC oscillation monitor			—
9	P40	I/O	Input/output port	SDA	I/O	I ² C data input/output	SIN0	I	SSIO data input
10	P41	I/O	Input/output port	SCL	I/O	I ² C clock input/output	SCK0	I/O	SSIO synchronous clock
11	P42	I/O	Input/output port	RXD0	Ι	UART data input	SOUT0	I	SSIO data output
12	P43	I/O	Input/output port	TXD0	0	UART data output	PWM0	0	PWM output
13	P44/T02 P0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external clock input	IN1	I	RC type ADC1 oscillation input pin	SIN0	I	SSIO0 data input
14	P45/T13 P1CK	I/O	Input/output port, Timer 1/Timer 3 external clock input	CS1	0	RC type ADC1 reference capacitor connection pin	SCK0	I/O	SSIO0 synchronous clock
15	P46	I/O	Input/output port	RS1	0	RC type ADC1 reference resistor connection pin	SOUTO	0	SSIO0 data output
16	P47	I/O	Input/output port	RT1	0	RC type ADC1 resistor sensor connection pin	_	_	_
25	PA0	I/O	Input/output port			_			_
26	PA1	I/O	Input/output port			_	_		_
27	PA2	I/O	Input/output port				_		_
28	PA3	I/O	Input/output port				_		_
29	PA4	I/O	Input/output port				_		_
30	PA5	I/O	Input/output port			—	_		_
31	PA6	I/O	Input/output port			—	_		_
32	PA7	I/O	Input/output port		_		_		_

PIN DESCRIPTION

			Primary/	
Pin name	I/O	Description	Secondary/	Logic
			Tertiary	_
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	_	Negative
XT0	Ι	Crystal connection pin for low-speed clock.	_	_
XT1	0	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and V_{SS} as required.	_	_
OSC0	Ι	Crystal/ceramic connection pin for high-speed clock.	Secondary	_
OSC1	0	A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors CDH and CGH (see measuring circuit 1) are connected across this pin and V_{SS} . This pin is used as the secondary function of the P10 pin(OSC0) and P11 pin(OSC1).	Secondary	_
LSCLK	0	Low-speed clock output pin. This pin is used as the secondary function of the P20 pin.	Secondary	_
OUTCLK	0	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	
General-purp	ose in	put port		
P00-P03	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P10,P11	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purp	ose ou			
P20,P21, P22,P24	0	General-purpose output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purp	ose in	put/output port		
P30-P35	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P40-P47	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
PA0-PA7	I/O	General-purpose input/output port.	Primary	Positive

			Primary/	
Pin name	I/O	Description	Secondary/	Logic
			Tertiary	
UART				
TXD0	0	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/Se condary	Positive
I ² C bus interfa	ace			
SDA	I/O	I^2C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
SCL	0	I^2C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C , externally connect a pull-up resistor.	Secondary	Positive
Synchronous	serial	(SSIO)		
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	
SIN0	Ι	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	0	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
PWM				
PWM0	0	PWM0 output pin. This pin is used as the tertiary function of the P24 or P43 or P34 pin.	Tertiary	Positive
T02P0CK	0	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	—
External inter	rupt			
NMI	Ι	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/ negative
EXI0-3	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P03 pins.	Primary	Positive/ negative
Timer				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. The clocks for these timers are selected by software. This pin is used as the primary function of the P44 pin.	Primary	_
T13P1CK	I	External clock input pin used for both Timer 1 and Timer 3. The clocks for these timers are selected by software. This pin is used as the primary function of the P45 pin.	Primary	_
Buzzer				
BZ0	0	Buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/ negative
LED drive				
LED0,1,2,4	0	NMOS open drain output pins to drive LED. These pins are used as the primary function of the P20,P21,P22,P24 pins.	Primary	Positive/ negative

			Primary/	
Pin name	I/O	Description	Secondary/	Logic
			Tertiary	
RC oscillation	n type	A/D converter		
INO	I	Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.	Secondary	—
CS0	0	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	—
RS0	0	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	_
RT0	0	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	_
CRT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	—
RCM	0	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	—
CS1	0	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	-
RS1	0	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	-
RT1	0	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	—
Analog compa	arator			
CMPP	I	Non-inverted input pin.		
CMPM	I	Inverted input pin.		_
For testing			•	
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.		_
Power supply	,		1 1	
V _{SS}	—	Negative power supply pin.	_	_
V _{DD}	—	Positive power supply pin.	_	_
V _{DDL}	-	Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and V_{SS} .	—	_
V _{DDX}	-	Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and V_{SS} .	—	—
V _{PP}	—	Power supply pin for programming Flash ROM. A pull-up resistor is internally connected.	—	—

TERMINATION OF UNUSED PINS

Table 2 shows methods of terminating the unused pins.

Pin	Recommended pin termination
V _{PP}	Open
RESET_N	Open
TEST	Open
NMI	Open
P00 to P03	V _{DD} or V _{SS}
P10, P11	V _{DD}
P20, P21, P22, P24	Open
P30 to P35	Open
P40 to P47	Open
PA0 to PA7	Open
CMPP,CMPM	V _{DD}

Table 2Termination of Unused Pins

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

				(V _{SS} = 0V
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	V _{PP}	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 3	V _{DDL}	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V _{DDX}	Ta = 25°C	-0.3 to +3.6	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3–A, Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1.16	W
Storage temperature	T _{STG}		–55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				(V _{SS} = 0V	
Parameter	Symbol	Condition	Range	Unit	
Operating temperature	T _{OP}		-40 to +85	°C	
Operating voltage	V _{DD}		1.1 to 3.6	V	
		V _{DD} = 1.1 to 3.6V	30k to 36k		
Operating frequency (CPU)	f _{OP}	V _{DD} = 1.3 to 3.6V	30k to 650k	Hz	
		V _{DD} = 1.8 to 3.6V	30k to 4.2M		
Low-speed crystal oscillation frequency	f _{XTL}		32.768k/38.4k	Hz	
Low-speed crystal oscillation	C _{DL}		0 to 12	۳E	
external capacitor	C _{GL}		0 to 12	pF	
High-speed crystal/ceramic oscillation frequency	f _{XTH}	_	4.0M / 4.096M	Hz	
High-speed crystal oscillation	CDH		24	۳E	
external capacitor	C _{GH}		24	pF	
Capacitor externally connected to	C _{L0}		1.0±30%		
V _{DDL} pin	C _{L1}		0.1±30%	μF	
Capacitor externally connected to V _{DDX} pin	Cx	—	0.1±30%	μF	

OPERATING CONDITIONS OF FLASH ROM

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	At write/erase	0 to +40	°C
	V _{DD}	At write/erase ^{*1}	2.75 to 3.6	
Operating voltage	V _{DDL}	At write/erase ^{*1}	2.5 to 2.75	V
	V _{PP}	At write/erase ^{*1}	7.7 to 8.3	
Write cycles	C _{EP}		10	cycles
Data retention	Y _{DR}		10	years

¹: Those voltages must be supplied to V_{DDL} pin and V_{PP} pin when programming and eraseing Flash ROM. V_{PP} pin has an internal pulldown resister.

CONDITIONS OF ANALOG COMPARATOR

(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta = -40 to $+85^{\circ}$ C, unless otherwise specified) (2/4)

							, , ,
Parameter	Symbol	Condition		Rating	Unit	Measuring	
Falameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit
Common mode Input voltage	CMV _{IN}	V _{DD} = 1.8 to 3.6V	0.2		$V_{DD}-1$	V	
Input offset voltage	VCMPOF	V _{DD} = 1.8 to 3.6V, Ta = 25°C			50	mV	
Response time	T _{CMP}	V _{DD} = 1.8 to 3.6V, Ta = 25°C			100	μs	1
Wake-up time	T _{CMPw}	Over drive = 100mV			3	ms	I
Circuit current (during operation)	I _{CMP}	V _{DD} = 1.8 to 3.6V,Ta = 25°C		2	4	μA	

DC CHARACTERISTICS (1/4)

De characteristics (1/7)	(V _{DD} = 1.1	to 3.6V, $V_{SS} = 0V$,	Ta = -40	to +85°C,	unless oth	erwise s	pecified) (1/4)
Parameter	Symbol		Condition		Rating		Unit	Measuring
Faialletei	Symbol	C	onution	Min.	Тур.	Max.	Unit	circuit
500kHz RC oscillation frequency	f	V _{DD} = 1.3	Ta = 25°C	Typ. –10%	500	Typ. +10%	kHz	
	f _{RC}	to 3.6V	Ta =	Тур. –35%	500	Typ. +35%	kHz	
PLL oscillation frequency*4	f _{PLL}		K = 32.768kHz = 1.8 to 3.6V	-2.5%	8.192	+2.5%	MHz	
Low-speed crystal oscillation start time* ²	T _{XTL}				0.3	2	S	
500kHz RC oscillation start time	T _{RC}		_		50	500	μS	1
High-speed crystal oscillation start time* ³	T _{XTH}	V _{DD} =	= 1.8 to 3.6V	_	2	20		·
PLL oscillation start time	T _{PLL}	V _{DD} =	= 1.8 to 3.6V	—	1	10	ms	
Low-speed oscillation stop detect time ^{*1}	T _{STOP}		_	0.2	3	20		
Reset pulse width	P _{RST}					_		
Reset noise elimination pulse width	P _{NRST}		_			0.3	μS	
Power-on reset activation power rise time	T _{POR}		_	_		10	ms	


*1: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

 *2 : Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF.

*³: Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).

*⁴ : 1024 clock average.

RESET



ML610Q482P

DC CHARACTERISTICS (2/4)

Parameter	Symbol	Condition	2		Rating		Unit	Measuring
Parameter	Symbol	Condition	1	Min.	Тур.	Max.	Unit	circuit
			LD2–0 = 0H		1.35			
			LD2–0 = 1H		1.4			epecified) (2/4) Measuring circuit
			LD2–0 = 2H		1.45			
			LD2–0 = 3H		1.5			
			LD2–0 = 4H		1.6			
			LD2–0 = 5H		1.7			
			LD2–0 = 6H		1.8			
BLD threshold	V _{BLD}	V _{DD} = 1.35 to 3.6V	LD2–0 = 7H	Тур.	1.9	Тур.	V	circuit
voltage	A BLD	VDD - 1.00 to 0.0V	LD2–0 = 8H	-2%	2.0	+2%	v	
			LD2–0 = 9H		2.1			
			LD2–0 = 0AH		2.2			
			LD2–0 = 0BH		2.3			
			LD2-0 = 0CH		2.4			
			LD2-0 = 0DH		2.5			
			LD2-0 = 0EH	_	2.7			_
			LD2-0 = 0FH		2.9			
BLD threshold voltage temperature deviation	ΔV_{BLD}	V _{DD} = 1.35 to	3.6V	_	0	_	%/°C	
		CPU: In STOP state.	Ta=25℃	_	0.2	0.5		1
Supply current 1	IDD1	Low-speed/high-speed oscillation: stopped.	Ta=-40 to + 85℃	_	_	5	μA	
0	1000	CPU: In HALT state (LTBC,WDT:Operating* ³	Ta=25℃		0.5	1.3		
Supply current 2	IDD2).High-speed oscillation: Stopped.	Ta=-40 to + 85℃		_	6	μΑ	
Overalis average 2		CPU: In 32.768kHz operating state.* ¹	Ta=25℃		5	7		
Supply current 3	IDD3	High-speed oscillation: Stopped.	Ta=-40 to + 85℃	_	_	12	μA	
Supply ourroat 4		CPU: In 500kHz CR	Ta=25℃	_	70	85		1
Supply current 4	IDD4	operating state.	Ta=-40 to + 85°C			100	μA	
Supply or mont 5		CPU: In 4.096MHz operating state.PLL: In	Ta=25℃		0.83	1		
Supply current 5 IDD5	oscillating state.V _{DD} = 1.8 to 3.6V	Ta=-40 to + 85℃	_	_	1.2	mA		
		CPU: In 4.096MHz operating	Ta=25℃	_	1.3	1.4		
Supply current 6 IDD6	IDD6	state.Crystal/ceramic: In oscillating state. $*^{1*2}$ V _{DD} = 3.0V	Ta=-40 to + 85℃	_		2.0	mA	

 \star1 : Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF. \star2 : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera). \star3 : Significant bits of BLKCON0~BLKCON4 registers are all "1".


DC CHARACTERISTICS (3/4)

(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta = -40 to $+85^{\circ}$ C, unless otherwise specified) (3/4)


Devenueter	Ourseland	, Ocra	:4:		Rating			Measuring
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	circuit
		IOH1 = -0.5mA, \	/ _{DD} = 1.8 to 3.6V	V _{DD} -0.5				
Output voltage 1 (P20, P21, P22,	VOH1	IOH1 = -0.1mA, \	V _{DD} -0.3					
P24/2 nd function is selected) (P30–P35)		IOH1 = -0.03mA, '	V _{DD} = 1.1 to 3.6V	V _{DD} -0.3				
(P40–P47)		IOL1 = +0.5mA, \	/ _{DD} = 1.8 to 3.6V			0.5		
(PA0–PA7)	VOL1	IOL1 = +0.1mA, \	/ _{DD} = 1.3 to 3.6V			0.5	v	2
	VOLT	IOL1 = +0.03mA,	V _{DD} = 1.1 to 3.6V			0.3		
Output voltage 2 (P20, P21, P22, P24/2 nd function is Not selected)	VOL2	IOL2 = +5mA, V	IOL2 = +5mA, V _{DD} = 1.8 to 3.6V			0.5		
Output voltage 3 (P40, P41)	VOL3	IOL3 = +3mA, V (when I ² C mod			0.4			
Output leakage (P20, P21, P22, P24)	IOOH	VOH = V _{DD} (in high			1			
(P30–P35) (P40–P47) IOOL (PA0–PA7)*1		VOL = V _{SS} (in high-	impedance state)	-1			μA	3
	IIH1	VIH1 :	= V _{DD}	0		1		
Input current 1			V _{DD} = 1.8 to 3.6V	-600	-300	-20		
(RESET_N)	IIL1	$VIL1 = V_{SS}$	V_{DD} = 1.3 to 3.6V	-600	-300	-10		
			V _{DD} = 1.1 to 3.6V	-600	-300	-2		
			V _{DD} = 1.8 to 3.6V	20	300	600		
Input current 1	IIH1	$VIH1 = V_{DD}$	V _{DD} = 1.3 to 3.6V	10	300	600	-	
(TEST)			V _{DD} = 1.1 to 3.6V	2	300	600	-	
	IIL1	VIL1		-1				
		VIH2 = V _{DD}	V_{DD} = 1.8 to 3.6V	2	30	200	μA	4
Input current 2	IIH2	(when pulled-down)	V _{DD} = 1.3 to 3.6V	0.2	30	200		
(NMI)	(NMI)		V_{DD} = 1.1 to 3.6V	0.01	30	200		
(P00–P03) (P10, P11)		$VIL2 = V_{SS}$	V_{DD} = 1.8 to 3.6V	-200	-30	-2		
(P30–P35)	IIL2	(when pulled-up)	V_{DD} = 1.3 to 3.6V	-200	-30	-0.2		
(P40–P47)			V _{DD} = 1.1 to 3.6V	-200	-30	-0.01		
(PA0-PA7)	IIH2Z	VIH2 = V _{DD} (in high	-impedance state)			1		
	IIL2Z	VIL2 = V _{SS} (in high	-impedance state)	-1				

DC CHARACTERISTICS (4/4)

Denemeter	Ourseland.	Quanditier		Rating	Linit	Measuring	
Parameter Symbol		Condition	Min.	Min. Typ.		Unit	circuit
Input voltage 1 (RESET_N)		V _{DD} = 1.3 to 3.6V	0.7 ×V _{DD}	_	V _{DD}		
(TEST) VIH1 (NMI) (P00-P03) (P10, P11) (P31-P35) (P40-P43) VIL1 (P45-P47) (PA0-PA7)*1 Input voltage 2 VIH2 (P30, P44) VIL2	V _{DD} = 1.1 to 3.6V	0.7 ×V _{DD}		V _{DD}			
	V _{DD} = 1.3 to 3.6V	0		0.3 ×V _{DD}	V	5	
	V _{DD} = 1.1 to 3.6V	0		0.2 ×V _{DD}	v	5	
	—	0.7 ×V _{DD}		V_{DD}			
	—	0		0.3 ×V _{DD}			
Input pin capacitance (NMI) (P00–P03) (P10, P11) (P30–P35) (P40–P47) (PA0–PA7)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	_		5	pF	_




MEASURING CIRCUIT 2




(*2) Measured at the specified output pins.

MEASURING CIRCUIT 3




*1: Input logic circuit to determine the specified measuring conditions. *2: Measured at the specified output pins.

MEASURING CIRCUIT 4



*3: Measured at the specified output pins.


MEASURING CIRCUIT 5



*1: Input logic circuit to determine the specified measuring conditions.

AC CHARACTERISTICS (External Interrupt)


$(V_{DD} = 1.1 \text{ to } 3.6 \text{V}, \text{V}_{SS} = 0 \text{V}, \text{Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise spectrum}$								
Symbol	umbel Condition		Rating	Unit				
Symbol	Condition	Min.	Rating n. Typ. Max.					
T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32 768kHz	76.8		106.8	μS			
	Symbol	Symbol Condition Interrupt: Enabled (MIE = 1),	Symbol Condition Interrupt: Enabled (MIE = 1), T _{NUL} CPU: NOP operation 76.8	Symbol Condition Rating Interrupt: Enabled (MIE = 1), Min. Typ. CPU: NOP operation 76.8 —	Rating Symbol Condition Min. Typ. Max. Interrupt: Enabled (MIE = 1), CPU: NOP operation 76.8 — 106.8			



AC CHARACTERISTICS (UART)

	(`	V_{DD} = 1.3 to 3.6V, V_{SS} = 0V, 1a = -40 to +85°C, unless otherwise specified					
Parameter	Symbol	Condition		Unit			
Farameter	Symbol	Condition		Тур.	Max.	Unit	
Transmit baud rate	t _{TBRT}			BRT*1		s	
Receive baud rate	t _{RBRT}		BRT* ¹ –3%	BRT*1	BRT* ¹ +3%	S	

*¹: Baud rate period (including the error of the clock frequency selected) set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).




*: Indicates the secondary function of the port.

AC CHARACTERISTICS (Synchronous Serial Port)

Parameter	Symbol	Condition		Rating		Unit	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCLK input cycle	t _{scyc}	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	10			μS	
(slave mode)	USCYC	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	1			μS	
SCLK output cycle (master mode)	t _{scyc}	_	_	SCLK*1	—	s	
SCLK input pulse width		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	4			μS	
(slave mode)	tsw	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	0.4			μS	
SCLK output pulse width	+	•		SCLK*1	SCLK*1		
(master mode)	t _{sw}		×0.4	×0.5	×0.6	S	
SOUT output delay time (slave mode)		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	—		500	ns	
	t _{SD}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)			240	110	
SOUT output delay time		When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)			500		
(master mode)	t _{SD}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)			240	ns	
SIN input setup time (slave mode)	t _{ss}	_	80			ns	
SIN input setup time	t	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	500				
(master mode)	t _{ss}	When high-speed oscillation is active $*^{3}(V_{DD} = 1.8 \text{ to } 3.6\text{V})$	240			ns	
SIN input hold time	+	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	300				
SIN input hold time	t _{SH}	When high-speed oscillation is active * ³ (V _{DD} = 1.8 to 3.6V)	80			ns	

*¹: Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1) *²: When RC oscillation is selected with OSCM1–0 of the frequency control register (FCON0)

*3: When Crystal/ceramic oscillation, built-in PLL oscillation, or external clock input is selected with OSCM1-0 of the frequency control register (FCON0)



*: Indicates the secondary function of the port.


••

AC CHARACTERISTICS (I²C Bus Interface: Standard Mode 100kbit/s)

	(V _{DD} =	= 1.8 to 3.6V, V _{SS} = 0V, Ta = –4	0 to +85°C	c, unless o	therwise s	pecified)	
Parameter	Symbol	Condition		Unit			
Farameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}		0	_	100	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	—	4.0			μS	
SCL "L" level time	t _{LOW}		4.7			μS	
SCL "H" level time	t _{HIGH}		4.0	—		μS	
SCL setup time	t _{SU:STA}		4.7				
(restart condition)	USU:STA		4.7			μs	
SDA hold time	thd:dat	—	0			μS	
SDA setup time	t _{su:dat}		0.25			μS	
SDA setup time	tau are		4.0				
(stop condition)	t _{SU:STO}		4.0			μS	
Bus-free time	t _{BUF}	—	4.7			μS	

AC CHARACTERISTICS (I²C Bus Interface: Fast Mode 400kbit/s)

 $(V_{DD} = 1.8 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified})$ Rating Parameter Symbol Condition Unit Min. Тур. Max. SCL clock frequency 0 400 kHz **f**_{SCL} SCL hold time 0.6 $t_{\text{HD}:\text{STA}}$ _____ _____ μS ____ (start/restart condition) SCL "L" level time 1.3 t_{LOW} ____ ____ ____ μS SCL "H" level time t_{HIGH} ____ 0.6 _____ ____ μS SCL setup time ____ 0.6 $t_{\text{SU:STA}}$ _____ μS (restart condition) SDA hold time $\mathbf{t}_{\text{HD:DAT}}$ 0 ____ _____ μS SDA setup time 0.1 t_{SU:DAT} _____ _____ _____ μS SDA setup time 0.6 t_{SU:STO} ____ μS (stop condition) Bus-free time 1.3 t_{BUF} ____ μS




AC CHARACTERISTICS (RC Oscillation A/D Converter)

(V _{DD}	= 1.3 to 3.6V, \	/ _{SS} = 0V, 1	Γa = –20 to	o +70°C,	unless otherwise sp	ecified)	

Parameter	Symbol	Condition		Rating		Unit	
	Gymbol	Condition	Min.	Тур.	Max.		
Resistors for oscillation	stors for oscillation RS0, RS1, RT0, RT0-1,RT1		1			kΩ	
	f _{OSC1}	Resistor for oscillation = $1k\Omega$	209.4	330.6	435.1	kHz	
Oscillation frequency VDD = 1.5V	f _{OSC2}	Resistor for oscillation = $10k\Omega$	41.29	55.27	64.16	kHz	
	f _{OSC3}	Resistor for oscillation = $100k\Omega$	4.71	5.97	7.06	kHz	
RS to RT oscillation frequency ratio *1	Kf1	RT0, RT0-1, RT1 = 1kHz	5.567	5.982	6.225		
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01	_	
VDD = 1.5V	Kf3	RT0, RT0-1, RT1 = 100kHz	0.104	0.108	0.118		
	f _{OSC1}	Resistor for oscillation = $1k\Omega$	407.3	486.7	594.6	kHz	
Oscillation frequency VDD = 3.0V	f _{OSC2}	Resistor for oscillation = $10k\Omega$	49.76	59.28	72.76	kHz	
VDD - 3.0V	f _{OSC3}	Resistor for oscillation = $100k\Omega$	5.04	5.993	7.04	kHz	
RS to RT oscillation frequency	Kf1	RT0, RT0-1, RT1 = 1kHz	8.006	8.210	8.416	_	
ratio ^{*1}	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01		
VDD = 3.0V	Kf3	RT0, RT0-1, RT1 = 100kHz	0.100	0.108	0.115		

*¹: Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.




Note:

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.

- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.

- Please make wiring to components (capacitor, resisteor and etc.) necessory for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.

Package Dimensions



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		Pa	ge	
Document No.	Date	Previous	Current	Description
		Edition	Edition	
FEDL610Q482P-01	Dec.9, 2009	_	_	Formally edition 1

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI SEMICONDUCTOR assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI SEMICONDUCTOR authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2008 OKI SEMICONDUCTOR CO., LTD.