
FAIRCHILD January 2009 SEMICONDUCTOR **OFET** FQD30N06 / FQU30N06 **60V N-Channel MOSFET General Description** Features These N-Channel enhancement mode power field effect • 22.7A, 60V, $R_{DS(on)} = 0.045\Omega @ V_{GS} = 10V$ transistors are produced using Fairchild's proprietary, Low gate charge (typical 19 nC) • planar stripe, DMOS technology. • Low Crss (typical 40 pF) This advanced technology has been especially tailored to Fast switching minimize on-state resistance, provide superior switching • 100% avalanche tested performance, and withstand high energy pulse in the Improved dv/dt capability avalanche and commutation mode. These devices are well 150°C maximum junction temperature rating suited for low voltage applications such as automotive, DC/ RoHS Compliant DC converters, and high efficiency switching for power management in portable and battery operated products. D



I-PAK FQU Series

FQD30N06 / FQU30N06

Absolute Maximum Ratings T_C = 25°C unless otherwise noted


Symbol	Parameter		FQD30N06 / FQU30N06	Units
V _{DSS}	Drain-Source Voltage		60	V
I _D	Drain Current - Continuous (T _C = 25°C)		22.7	А
	- Continuous (T _C = 100°C)		14.3	А
I _{DM}	Drain Current - Pulsed	(Note 1)	90.8	A
V _{GSS}	Gate-Source Voltage		± 25	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	280	mJ
I _{AR}	Avalanche Current	(Note 1)	22.7	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	4.4	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	7.0	V/ns
P _D	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W
	Power Dissipation ($T_C = 25^{\circ}C$)		44	W
	- Derate above 25°C		0.35	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
Τ _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics


Symbol	Parameter	Тур	Max	Units	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.85	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W	


Acteristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Coefficient	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ $I_D = 250 \mu\text{A}, \text{ Referenced to } 25^\circ\text{C}$ $V_{DS} = 60 \text{V}, V_{GS} = 0 \text{V}$ $V_{DS} = 48 \text{V}, T_C = 125^\circ\text{C}$ $V_{GS} = 25 \text{V}, V_{DS} = 0 \text{V}$ $V_{GS} = -25 \text{V}, V_{DS} = 0 \text{V}$	60 	 0.06 	 1 10	V V/°C μΑ μΑ
Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Acteristics Gate Threshold Voltage Static Drain-Source	$I_{D} = 250 \ \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$ $V_{DS} = 60 \ \text{V}, \ V_{GS} = 0 \ \text{V}$ $V_{DS} = 48 \ \text{V}, \ T_{C} = 125^{\circ}\text{C}$ $V_{GS} = 25 \ \text{V}, \ V_{DS} = 0 \ \text{V}$ $V_{GS} = -25 \ \text{V}, \ V_{DS} = 0 \ \text{V}$	 	0.06 	1	V/°C μA
Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Ceteristics Gate Threshold Voltage Static Drain-Source	$I_{D} = 250 \ \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$ $V_{DS} = 60 \ \text{V}, \ V_{GS} = 0 \ \text{V}$ $V_{DS} = 48 \ \text{V}, \ T_{C} = 125^{\circ}\text{C}$ $V_{GS} = 25 \ \text{V}, \ V_{DS} = 0 \ \text{V}$ $V_{GS} = -25 \ \text{V}, \ V_{DS} = 0 \ \text{V}$	 	0.06 	1	V/°C μA
Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Acteristics Gate Threshold Voltage Static Drain-Source	$V_{DS} = 48 \text{ V}, T_{C} = 125^{\circ}\text{C}$ $V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$				
Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse Acteristics Gate Threshold Voltage Static Drain-Source	$V_{DS} = 48 \text{ V}, T_{C} = 125^{\circ}\text{C}$ $V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$				
Gate-Body Leakage Current, Reverse Acteristics Gate Threshold Voltage Static Drain-Source	$V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$				uA
Gate-Body Leakage Current, Reverse Acteristics Gate Threshold Voltage Static Drain-Source	V _{GS} = -25 V, V _{DS} = 0 V			100	nA
Gate Threshold Voltage Static Drain-Source				-100	nA
Gate Threshold Voltage Static Drain-Source					
Static Drain-Source			1		
	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2.0		4.0	V
	$V_{GS} = 10 V, I_{D} = 11.4 A$		0.036	0.045	Ω
Dn-Resistance Forward Transconductance	V _{DS} = 25 V, I _D = 11.4 A (Note 4)		15		S
of ward Transconductance	$V_{\rm DS} = 23$ V, $I_{\rm D} = 11.4$ (Note 4)		15		3
Characteristics					
nput Capacitance	$V_{DS} = 25 V. V_{CS} = 0 V.$		725	945	pF
Dutput Capacitance	f = 1.0 MHz		270	350	pF
Reverse Transfer Capacitance	*		40	52	pF
g Characteristics	Vpp = 30 V. lp = 15 A.		10	30	ns
Furn-On Rise Time			85	180	ns
Turn-Off Delay Time			35	80	ns
	(Note 4, 5)		40	90	ns
Ŭ U					nC
-					nC
Sate-Drain Charge	(Note 4, 5)		8.5		nC
urco Diodo Charactoristics ar	d Maximum Patings				
				22.7	А
					A
					V
			45		ns
					nC
	nput Capacitance Dutput Capacitance Reverse Transfer Capacitance g Characteristics furn-On Delay Time furn-Off Delay Time furn-Off Fall Time fotal Gate Charge Gate-Source Charge Gate-Drain Charge Urce Diode Characteristics ar Maximum Continuous Drain-Source Diode F Maximum Pulsed Drain-Source Diode F Drain-Source Diode Forward Voltage Reverse Recovery Time Reverse Recovery Charge g : Pulse width limited by maximum junction temper	Imput Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ Interpretation $f = 1.0 \text{ MHz}$ Interpretation $V_{DD} = 30 \text{ V}, I_D = 15 \text{ A}, R_G = 25 \Omega$ Interpretation $V_{DD} = 30 \text{ V}, I_D = 15 \text{ A}, R_G = 25 \Omega$ Interpretation $V_{DS} = 48 \text{ V}, I_D = 30 \text{ A}, V_{GS} = 10 \text{ V}$ Interpretation $V_{DS} = 48 \text{ V}, I_D = 30 \text{ A}, V_{GS} = 10 \text{ V}$ Interpretation $V_{OS} = 10 \text{ V}$ Interpretation $V_{OS} = 10 \text{ V}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ Interpretation $V_{GS} = 25 \text{ C}$ Interpretation $V_{GS} = 25 \text{ C}$ Interpretation $V_{GS} = 0 \text{ V}, V_{GS} = 0 \text{ A}$ Interpretation $V_{GS} = 25$	nput Capacitance $V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHzDutput Capacitancef = 1.0 MHzDeverse Transfer Capacitanceg Characteristicsfurn-On Delay Time $V_{DD} = 30 \text{ V}, \text{ I}_D = 15 \text{ A},$ R_G = 25 Ω furn-Off Delay TimeV_DD = 30 V, ID = 15 A, R_G = 25 Ω furn-Off Fall Time(Note 4, 5)furn-Off Fall Time(Note 4, 5)furn-Off Fall Time(Note 4, 5)furn-Off Fall Time(Note 4, 5)fate-Source ChargeVDS = 48 V, ID = 30 A, VGS = 10 Vfate-Drain ChargeVDS = 48 V, ID = 30 A, VGS = 10 Vfaximum Continuous Drain-Source Diode Forward Currentfaximum Pulsed Drain-Source Diode Forward Currentfaximum Pulsed Drain-Source Diode Forward Currentfeverse Recovery TimeVGS = 0 V, IS = 22.7 A VGS = 0 V, IS = 22.7 A feverse Recovery TimeVGS = 0 V, IS = 22.7 A feverse Recovery TimeVGS = 0 V, IS = 22.7 A feverse Recovery TimeVGS = 0 V, IS = 22.7 A feverse Recovery ChargedIF / dt = 100 A/ μ s (Note 4)g: Pulse width limited by maximum junction temperature = 227.7 VDD = 25V, RG = 250, Starting TJ = 25°C is 300A/US, VDD SW, SS, Starting TJ = 25°C is width 300B, Duty cycle ≤ 2%	nput Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz725Dutput Capacitancef = 1.0 MHz270teverse Transfer Capacitance40g Characteristicsurn-On Delay Timeurn-On Rise Time $V_{DD} = 30 \text{ V}, I_D = 15 \text{ A},$ $R_G = 25 \Omega$ urn-Off Delay Time(Note 4, 5)40otal Gate Charge $V_{DS} = 48 \text{ V}, I_D = 30 \text{ A},$ $V_{GS} = 10 \text{ V}$ 19Gate-Drain Charge $V_{DS} = 48 \text{ V}, I_D = 30 \text{ A},$ $V_{GS} = 10 \text{ V}$ 5.4attere Diode Characteristics and Maximum Ratings8.5urce Diode Characteristics and Maximum RatingsMaximum Continuous Drain-Source Diode Forward Currentteverse Recovery Time $V_{GS} = 0 \text{ V}, I_S = 22.7 \text{ A}$ $teverse Recovery TimeV_{GS} = 0 \text{ V}, I_S = 30 \text{ A},H_F = 30 \text{ A},45teverse Recovery ChargeU_{IF} / dt = 100 \text{ A}/\mu \text{ s}(Note 4)65g: Pulse width limited by maximum junction temperature= 22.7 \text{ A}, V_{DD} = 250, Starting T_J = 25^{\circ}\text{C}\leq 300A/\mu \text{ s}, V_{DD} = 250, Starting T_J = 25^{\circ}\text{C}\leq 300A/\mu \text{ s}, V_{DD} = 250, Starting T_J = 25^{\circ}\text{C}\leq 300A/\mu \text{ s}, V_{DD} = 250, Starting T_J = 25^{\circ}\text{C}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Rev. A2. January 2009





Rev. A2. January 2009






Downloaded from Elcodis.com electronic components distributor





Rev. A2. January 2009



Rev. A2.January 2009



SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now ™ CorePOWER™ CACSSVOLT™ CTL™ CUrrent Transfer Logic ™ EcoSPARK® EfficentMax™ EZSWITCH™ * Fairchilds Fairchilds Fairchilds Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastVCore™ FlashWriter® * FPS™ F-PFS™	FRFET [®] Global Power Resource SM Green FPS™ e-Series™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MiCrOCOUPLER™ MiCrOFET™ MicroFat™ MicroFat™ MitonMax™ MotionSPM™ OPTOLOGIC® OPTOPLANAR® ® PDP SPM™ Power-SPM™ PowerTrench® PowerXS™	Programmable Active Droop TM QFET [®] QS TM Quiet Series TM RapidConfigure TM \widetilde{P}_{T} Saving our world, 1mW /W /kW at a time TM SmartMax TM SMART START TM SMART START TM SMP [®] STEALTH TM SuperSOT TM -3 SuperSOT TM -6 SuperSOT TM -6 SuperSOT TM -8 SuperSOT TM -8 S	The the transformer of transformer of transformer of the transformer of
* EZSWITCH™ and FlashWriter [®] are t			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

EARCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Farichild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		Beeded Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		
		Re		