FAIRCHILD

SEMICONDUCTOR

FDMC6679AZ P-Channel PowerTrench[®] MOSFET -30 V, -20 A, 10 m Ω

Features


- Max $r_{DS(on)}$ = 10 m Ω at V_{GS} = -10 V, I_D = -11.5 A
- Max $r_{DS(on)}$ = 18 m Ω at V_{GS} = -4.5 V, I_D = -8.5 A
- HBM ESD protection level of 8 kV typical(note 3)
- Extended V_{GSS} range (-25 V) for battery applications
- High performance trench technology for extremely low r_{DS(on)}
- High power and current handling capability
- Termination is Lead-free and RoHS Compliant

General Description

The FDMC6679AZ has been designed to minimize losses in load switch applications. Advancements in both silicon and package technologies have been combined to offer the lowest $r_{DS(on)}$ and ESD protection.

Applications

- Load Switch in Notebook and Server
- Notebook Battery Pack Power Management





MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DS}	Drain to Source Voltage			-30	V
V _{GS}	Gate to Source Voltage			±25	V
ID	Drain Current -Continuous (Package limited)	T _C = 25 °C		-20	
	-Continuous (Silicon limited)	T _C = 25 °C		-51	^
	-Continuous	T _A = 25 °C	(Note 1a)	-11.5	A
	-Pulsed		-32		
P _D	Power Dissipation	T _C = 25 °C		41	14/
	Power Dissipation	T _A = 25 °C	(Note 1a)	2.3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case		3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	53	C/VV


Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC6679AZ	FDMC6679AZ	MLP 3.3x3.3	13 "	12 mm	3000 units

©2009 Fairchild Semiconductor Corporation FDMC6679AZ Rev. D1

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = -250 μA, V _{GS} = 0 V	-30			V
$\frac{\Delta BV_{DS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25 °C		29		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 V,$ $V_{GS} = 0 V,$ $T_{J} = 125 °C$			-1 -100	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = 0 V,$ $T_J = 125 °C$ $V_{GS} = \pm 25 V, V_{DS} = 0 V$			±10	μA
	acteristics	· · · · ·		+	•	+
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = -250 μA	-1	-1.8	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to 25 °C		-7		mV/°C
		V _{GS} = -10 V, I _D = -11.5 A		8.6	10	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = -4.5 V, I _D = -8.5 A		12	18	mΩ
		V _{GS} = -10 V, I _D = -11.5 A, T _J = 125 °C		12	15	-
9 _{FS}	Forward Transconductance	V _{DS} = -5 V, I _D = -11.5 A		46		S
	Input Consolitones			2005	2070	۳Ē
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1 MHz		2985 570 500	3970 755 750	pF pF pF
C _{oss} C _{rss}	Output Capacitance			570	755	pF
C _{oss} C _{rss} R _g	Output Capacitance Reverse Transfer Capacitance			570 500	755	pF pF
C _{oss} C _{rss} R _g Switching	Output Capacitance Reverse Transfer Capacitance Gate Resistance			570 500	755	pF pF
C _{oss} C _{rss} R _g Switching	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics			570 500 4.3	755 750	pF pF Ω
C _{oss} C _{rss} R _g Switching t _{d(on)} t _r	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time	f = 1 MHz		570 500 4.3 12	755 750 21	pF pF Ω ns
C _{oss} C _{rss} R _g Switchinų t _{d(on)} t _r t _{d(off)}	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time	f = 1 MHz V _{DD} = -15 V, I _D = -11.5 A,		570 500 4.3 12 14	755 750 21 25	pF pF Ω ns ns
C _{oss} C _{rss} R g Switching t _{d(on)} t _r t _{d(off)} t _f	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	f = 1 MHz $V_{DD} = -15 \text{ V}, I_D = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$		570 500 4.3 12 14 63	755 750 21 25 100	pF pF Ω ns ns
C _{oss} C _{rss} R _g	Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -15 \text{ V},$		570 500 4.3 12 14 63 46	755 750 21 25 100 73	pF pF Ω ns ns ns
C _{oss} C _{rss} Switching Switching t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate Charge Gate to Source Charge	f = 1 MHz $V_{DD} = -15 \text{ V}, I_D = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$		570 500 4.3 12 14 63 46 65	755 750 21 25 100 73 91	pF pF Ω ns ns ns ns ns ns
C _{oss} C _{rss} R g Switchin (t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -15 \text{ V},$		570 500 4.3 12 14 63 46 65 37	755 750 21 25 100 73 91	pF pF Ω ns ns ns ns nc nC
C _{oss} C _{rss} R g Switchin (t _{d(on)} t _r t _{d(off)} t _f Qg Qg Qgs Qgs Qgd	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate Charge Gate to Source Charge	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -15 \text{ V},$		570 500 4.3 12 14 63 46 65 37 8.7	755 750 21 25 100 73 91	pF pF Ω ns ns ns ns ns nc nC
$\begin{array}{c} C_{oss} \\ C_{rss} \\ R_{g} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{t}_{d(on)} \\ t_{r} \\ \hline \\ t_{d(off)} \\ \hline \\ t_{f} \\ Q_{g} \\ \hline \\ Q_{g} \\ \hline \\ Q_{gs} \\ \hline \\ Q_{gd} \\ \hline \\ \hline \\ \textbf{Drain-Sol} \end{array}$	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -15 \text{ V},$		570 500 4.3 12 14 63 46 65 37 8.7	755 750 21 25 100 73 91	pF pF Ω ns ns ns nc nC nC nC
$\begin{array}{c} C_{oss} \\ C_{rss} \\ R_{g} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{t}_{d(on)} \\ t_{r} \\ \hline \\ t_{d(off)} \\ \hline \\ t_{f} \\ Q_{g} \\ \hline \\ Q_{g} \\ \hline \\ Q_{gs} \\ \hline \\ Q_{gd} \\ \hline \\ \hline \\ \textbf{Drain-Sol} \end{array}$	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -5 \text{ V}$ $V_{DD} = -15 \text{ V},$ $I_{D} = -11.5 \text{ A}$		570 500 4.3 12 14 63 46 65 37 8.7 17	755 750 21 25 100 73 91 52	pF pF Ω ns ns ns ns ns nc nC
$\begin{array}{c} C_{oss} \\ \hline C_{rss} \\ \hline R_g \\ \hline \textbf{Switching} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline t_r \\ \hline t_{d(off)} \\ \hline t_f \\ \hline \textbf{Q}_g \\ \hline \textbf{Q}_g \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{DD} = -15 \text{ V},$ $I_{D} = -11.5 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -11.5 \text{ A}$ (Note 2)		570 500 4.3 12 14 63 46 65 37 8.7 17 0.83	755 750 21 25 100 73 91 52 	pF pF Ω ns ns ns nc nC nC nC





b.125 °C/W when mounted on a minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0 %.

3. The diode connected between the gate and source servers only as protection against ESD. No gate overvoltage rating is implied.


©2009 Fairchild Semiconductor Corporation FDMC6679AZ Rev.D1

2

88888




©2009 Fairchild Semiconductor Corporation FDMC6679AZ Rev.D1




©2009 Fairchild Semiconductor Corporation FDMC6679AZ Rev.D1


FDMC6679AZ P-Channel PowerTrench[®] MOSFET



FDMC6679AZ P-Channel PowerTrench[®] MOSFET



FDMC6679AZ Rev.D1



DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or 2. system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

©2009 Fairchild Semiconductor Corporation FDMC6679AZ Rev.D1

7

FDMC6679AZ P-Channel PowerTrench[®] MOSFET