

General Description

The MAX4936–MAX4939 are octal, high-voltage, transmit/receive (T/R) switches. The T/R switches are based on a diode bridge topology, and the amount of current in the diode bridges can be programmed through an SPITM interface. All devices feature a latch-clear input to asynchronously turn off all T/R switches and put the device into a low-power shutdown mode. The MAX4936/MAX4938 include the T/R switch and grass-clipping diodes, performing both transmit and receive operations. The MAX4937/MAX4939 include just the T/R switch and perform the receive operation only.

The MAX4936/MAX4938 transmit path is low impedance during high-voltage transmit and high impedance during low-voltage receive, providing isolation between transmit and receive circuitry. The high-voltage transmit path is high bandwidth, low distortion, and low jitter.

The receive path for all devices is low impedance during low-voltage receive and high impedance during high-voltage transmit, providing protection to the receive circuitry. The low-voltage receive path is high bandwidth, low noise, low distortion, and low jitter. Each T/R switch can be individually programmed on or off, allowing these devices to also be used as receive path multiplexers.

The MAX4936/MAX4937 feature clamping diodes to protect the receiver input from voltage spikes due to leakage currents flowing through the T/R switches during transmission. The MAX4938/MAX4939 do not have clamping diodes and rely on clamping diodes integrated in the receiver front end.

All devices are available in a small, 56-pin, 5mm x 11mm TQFN package, and are specified over the commercial 0°C to +70°C temperature range.

Features

- Low Power: Low Impedance (5Ω) with 1.5mA Bias Current Only
- Low Noise < 0.5nV/√Hz (typ) with 1.5mA Bias Current Only
- ♦ Wide -3dB Bandwidth 65MHz (typ)
- Easy Programming with SPI Interface
- ♦ High Density (8 Channels per Package)
- Grass-Clipping Diodes with Low-Voltage Isolation (MAX4936/MAX4938)
- Output Clamp Diodes for Receiver Protection (MAX4936/MAX4937)
- ♦ Global Shutdown Control (CLR)
- Each T/R Switch Can Be Individually Programmed On or Off
- Low-Voltage Receive Path with High-Voltage Protection
- ◆ Space-Saving, 5mm x 11mm, 56-Pin TQFN Package

Applications

Medical/Industrial Imaging

Ultrasound

High-Voltage Transmit and Low-Voltage Isolation

Ordering Information/Selector Guide

PART	LOW-VOLTAGE ISOLATION	HIGH-VOLTAGE PROTECTION	OUTPUT CLAMP	TEMP RANGE	PIN-PACKAGE
MAX4936CTN+	Yes	Yes	Yes	0°C to +70°C	56 TQFN-EP*
MAX4937CTN+	No	Yes	Yes	0°C to +70°C	56 TQFN-EP*
MAX4938CTN+**	Yes	Yes	No	0°C to +70°C	56 TQFN-EP*
MAX4939CTN+**	No	Yes	No	0°C to +70°C	56 TQFN-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

SPI is a trademark of Motorola, Inc.

Maxim Integrated Products 1

^{*}EP = Exposed pad.

^{**}Future product—contact factory for availability.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless of	herwise noted.)
VDD Positive Supply Voltage	0.3V to +6V
VCC, LVCC_ Positive Supply Voltage	0.3V to +6V
VEE, LVEE_ Negative Supply Voltage	6V to +0.3V
CLK, DIN, CLR, LE Input Voltage	0.3V to +6V
DOUT Output Voltage	$0.3V \text{ to } (V_{DD} + 0.3V)$
HV_ Input Voltage (MAX4936/MAX4938)	120V to +120V
COM_ Input/Output Voltage	120V to +120V
NO_ Output Voltage (MAX4936/MAX4937)	±1.5V
NO_ Output Voltage (MAX4938/MAX4939)	±6V
Voltage Difference Across Any or	
All HV_ (MAX4936/MAX4938)	±230V

Voltage Difference Across Any or All COM ±230V
Continuous Current (HV_ to COM_) (MAX4936/MAX4938)±250mA
Continuous Current (Any Other Terminal)±100mA
Peak Current (HV_ to COM_) (MAX4936/MAX4938)
(Pulsed at 1ms, 0.1% Duty Cycle)±2.5A
Continuous Power Dissipation (T _A = +70°C)
TQFN (derate 41.0mW/°C above +70°C)3279mW
Operating Temperature Range 0°C to +70°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TOFN

Junction-to-Ambient Thermal Resistance (θJA)......44°C/W Junction-to-Case Thermal Resistance (θJC)......10°C/W

Note 1: Package thermal resistance were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +1.62V \text{ to } +5.5V, V_{CC} = +2.7V \text{ to } +5.5V, V_{EE} = -2.7V \text{ to } -5.5V, V_{CLR} = 0V, LVCC_ = V_{CC}, LVEE_ = V_{EE}, T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC CHARACTERISTICS						
HV_ Input Voltage Range	Virhv_	MAX4936/MAX4938 only	-115		+115	V
IDifference Across Any or All HV_ I		MAX4936/MAX4938 only			220	V
COM_ Output Voltage Range	Vorcm_	IV _{HV} _l ≥ +2V, I _{HV} _ = ±100mA (MAX4936/ MAX4938 only)	VHV_ - 1	VHV_ ± 0.85	VHV_ + 1	V
COM_ Input Voltage Range	VIRCM_		-115		+115	V
IDifference Across Any or All COM_ I					220	V
NO_ Output Voltage Range	Vorno_	$V_{CC} = +5V$, $V_{EE} = -5V$, $IV_{COM}I \ge +2V$, $R_L = 200Ω$, $C_L = 30pF$, $I_{CH} = 10mA$ (MAX4936/MAX4937 only)	-1	±0.75	+1	V
		$V_{CC} = +5V$, $V_{EE} = -5V$, $ V_{COM} \le +0.4V$, $R_{L} = 200\Omega$, $C_{L} = 30pF$, $ C_{L} = 1.5mA$	VCOM_ - 0.2	V _{COM} _ ± 0.1	VCOM_ + 0.2	
HV_ to COM_ Continuous Current	ICN_	VCOM_ = 0V (MAX4936/MAX4938 only)	-200		+200	mA
HV_ to COM_ Drop	VCN_	V _{COM} _ = 0V, I _{CN} _ = ±2A (MAX4936/MAX4938 only)		±2		V
Diode Bridge Voltage Offset	Voff_	VCC = +5V, VEE = -5V, COM_ = unconnected, NO_ = unconnected, I _{CH} = 1.5mA	-200		+200	mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +1.62V \text{ to } +5.5V, V_{CC} = +2.7V \text{ to } +5.5V, V_{EE} = -2.7V \text{ to } -5.5V, V_{CLR} = 0V, LV_{CC} = V_{CC}, LV_{EE} = V_{EE}, T_{A} = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at <math>T_{A} = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS
HV_ Off-Leakage Current	I _{LHV} _	IV _{HV} V _{COM} _ I ≤ (MAX4936/MAX4	<pre>< +0.3V, V_{COM} = 0V 938 only)</pre>	-3		+3	μA
			\leq +0.3V, V _{HV} = 0V, X4936/MAX4938 only)	-3		+3	μА
COM_ Off-Leakage Current	ILCOM_	HV_ = unconnect (MAX4936/MAX4	,	-1		+1	μА
		Switch is off (MAX	X4937/MAX4939 only)	-1		+1	μΑ
NO_ Off-Leakage Current	ILNO_	$ V_{NO} \le +0.3V$, switch is off	1 . 7			+2	μΑ
DYNAMIC CHARACTERISTICS		SWILCTI IS OIT	MAX4938/MAX4939	-1		+1	
Diode Bridge Turn-On Time	ton		= -5V, R _L = 200Ω, = 30pF, V _{COM} = ±0.4V,			200	ns
Diode Bridge Turn-Off Time	tOFF		= -5V, R _L = 200Ω, = 30pF, V _{COM} = ±0.4V,			5	μs
Reverse Recovery Time	t _{RR}	I _{FWD} = I _{RVR} = 10)mA		450		ns
SPI Power-Up Delay	t _{DLY}					500	μs
Small-Signal COM_ to NO_ On Impedance	RICOM_	V _{CC} = +5V, V _{EE} = 1.5mA, f =	= -5V, V _{NO} _ = 0V, 5MHz		4.5		Ω
-3dB Bandwidth	BW		witch is on, , V _{CC} = +5V, V _{EE} = -5V, 30pF, I _{CH} = 1.5mA		65		MHz
Off-Isolation	Viso	HV_ to COM_, IV _f VCC = +5V, VEE = CL = 100pF, f = 1 (MAX4936/MAX49		-50		dB	
			witch is off, $V_{CC} = +5V$, 00Ω , $C_L = 30pF$, $f = 1MHz$		-75		
	Voz	$ V_{HV} \ge +2V$, V_{CO} $V_{EE} = -5V$, $R_{L} = -5V$	HV_ to COM_ channels, C = +5V, 100Ω , $C_L = 100pF$, 936/MAX4938 only)		-60		٩D
Crosstalk	VCT	switch is on, IVCC	COM_ to NO_ channels, $DM_{-}I \leq +0.4V$, $V_{CC} = +5V$, $V_{CC} = +5V$, $V_{CC} = 0$, $V_{CL} = $		-71		- dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +1.62V \text{ to } +5.5V, V_{CC} = +2.7V \text{ to } +5.5V, V_{EE} = -2.7V \text{ to } -5.5V, V_{CLR} = 0V, LVCC_ = V_{CC}, LVEE_ = V_{EE}, T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
2nd Harmonic Distortion	HD2	HV_L to COM_, $IV_{COM_L}I \ge +2V$, $V_{CC} = +5V$, $V_{EE} = -5V$, $R_L = 100\Omega$, $C_L = 100pF$, $I_L = 100p$		-90	-90		
ZHU HAITIONIC DISTOLION	TIDZ	COM_ to NO_, switch is on, $ V_{COM} \le +0.4V$, $ V_{CC} = +5V$, $ V_{EE} = -5V$, $ V_{EE} = 200\Omega$, $ V_{EE} = 1.5$ mA, $ V_{EE} = 1.5$ mA, $ V_{EE} = 1.5$ mA, $ V_{EE} = 1.5$ mA		-95		- dBc	
2rd Harmonia Distortion	UD2	HV_ to COM_, IV _{COM} _I ≥ +2V, V _{CC} = +5V, V _{EE} = -5V, R _L = 100Ω, C _L = 100pF, f = 5MHz (MAX4936/MAX4938 only)		-90	90		
3rd Harmonic Distortion	HD3	COM_ to NO_, switch is on, $ V_{COM_l} \le +0.4V$, $ V_{CC} = +5V$, $ V_{EE} = -5V$, $ V_{EE} = 200\Omega$, $ V_{CL} = 30$ pF, $ V_{CH} = 1.5$ mA, $ V_{CM_l} = 5$ MHz		-115		- dBc	
Two-Tone Intermodulation Distortion (Note 3)	IMD3	COM_ to NO_, switch is on, $\begin{aligned} & \text{VCOM_I} \leq +0.4\text{V}, \text{ VCC} = +5\text{V}, \text{ VEE} = -5\text{V}, \\ & \text{R}_{L} = 200\Omega, \text{ C}_{L} = 30\text{pF, I}_{CH} = 1.5\text{mA}, \\ & \text{f}_{1} = 5\text{MHz}, \text{f}_{2} = 5.01\text{MHz} \end{aligned}$		-77		dBc	
HV_ Off Capacitance	CHV_(OFF)	IV _{HV_} - V _{COM_} I ≤ +0.3V (MAX4936/MAX4938 only)		12		pF	
COM_ Off Capacitance CCOM_				17			
NO Or Orocalitana	0.12.12.1	Switch is off (MAX4937/MAX4939 only)		12			
NO_ On Capacitance NO_ Off Capacitance	CNO_(ON)	IV _{NO_} I < +0.4V, switch is on IV _{NO_} I < +0.4V, switch is off		7.5		pF pF	
DIGITAL I/Os (CLR, DIN, DOUT	CNO_(OFF)	1VNO_1 < +0.4V, SWILCH IS OII	l	7.5		l bi	
Input High Voltage	VIH	V _{DD} = +2.25V to +5.5V	V _{DD} - 0.5			V	
		$V_{DD} = +1.62V \text{ to } +1.98V$	1.4				
Input Low Voltage	VIL	$V_{DD} = +2.25V \text{ to } +5.5V$			0.6	V	
Input Low Voltage	V IL	$V_{DD} = +1.62V \text{ to } +1.98V$			0.4	V	
Input Hysteresis	VHYST	$V_{DD} = +3V$		50		mV	
input riysteresis	VHISI	V _{DD} = +1.8V		90		1110	
Input Leakage Current	lıL	CLR, DIN, CLK, LE = GND or VDD	-1		+1	μΑ	
Input Capacitance	CIN			5		pF	
DOUT Low Voltage	VoL	ISINK = 5mA			0.4	V	
DOUT High Voltage	Voн	ISOURCE = 5mA	V _{DD} - 0.4			V	
POWER SUPPLY (VDD, VCC, V	EE)						
Positive Logic Supply Voltage	V _{DD}		+1.62		+5.5	V	
Positive Analog Supply Voltage	Vcc		+2.7		+5.5	V	
Negative Analog Supply Voltage	VEE		-5.5		-2.7	V	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +1.62V \text{ to } +5.5V, V_{CC} = +2.7V \text{ to } +5.5V, V_{EE} = -2.7V \text{ to } -5.5V, V_{CLR} = 0V, LVCC_ = V_{CC}, LVEE_ = V_{EE}, T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	TYP	MAX	UNITS		
Positive Logic Supply Current	I _{DD}	CLR, DIN, CLK, \overline{LE} = GND or V _{DD}			+1	μΑ	
Positive Analog Supply Current	Icc	Per channel, switch is on, V _{CC} = +5V, V _{EE} = -5V, I _{CH} = 1.5mA	+1.15	+1.5	+2	mA	
Positive Analog Shutdown Supply Current	ICC_SHDN	CLR = high			+1	μΑ	
Negative Analog Supply Current	lEE	Per channel, switch is on, V _{CC} = +5V, V _{EE} = -5V, I _{CH} = 1.5mA	-2	-1.5	-1.15	mA	
Negative Analog Shutdown Supply Current	IEE_SHDN	CLR = high	-1			μА	
On Power-Supply Rejection Ratio	PSRRON	VCC to NO_ or VEE to NO_, switch is on, VCC = +5V, VEE = -5V, RL = 200Ω , CL = $30pF$, ICH = $1.5mA$, f = $1MHz$		-77		dB	
Off Power-Supply Rejection Ratio	PSRR _{OFF}	VCC to NO_ or VEE to NO_, switch is off, VCC = +5V, VEE = -5V, RL = 200Ω , CL = $30pF$, f = $1MHz$		-80		dB	
LOGIC TIMING (CLR, DIN, DOU	JT, CLK, LE) (I	Figure 1)					
CLK Period	tcp	$V_{DD} = 3V \pm 10\%$	50			ns	
OLIVI GIIOG	ICP	$V_{DD} = 1.8V \pm 10\%$ 100				113	
CLK High Time	tch	$V_{DD} = 3V \pm 10\%$	20			ns	
OLIVING!! TIME	CIT	V _{DD} = 1.8V ±10%	45				
CLK Low Time	tcl	V _{DD} = 3V ±10%	20			ns	
OLIVEOW FIITO	, CL	V _{DD} = 1.8V ±10%	45			110	
CLK to DOUT Delay	tDO	V _{DD} = 3V ±10%, C _L ≤ 20pF	3		30	ns	
OLIVIO DOOT DOILLY	100	V _{DD} = 1.8V ±10%, C _L ≤ 20pF	7		70	110	
DIN to CLK Setup Time	tps	$V_{DD} = 3V \pm 10\%$	10			ns	
DIV to OLIV Cotap Time	103	$V_{DD} = 1.8V \pm 10\%$	16		-	110	
DIN to CLK Hold Time	tDH	$V_{DD} = 3V \pm 10\%$	4			ns	
DIN to CERTICIA TIME	יטח	$V_{DD} = 1.8V \pm 10\%$	4			113	
CLK to LE Setup Time	tcs	$V_{DD} = 3V \pm 10\%$	36			ns	
OLIV to LE Setup Time	105	$V_{DD} = 1.8V \pm 10\%$	65			113	
LE Low Pulse Width	t\A/I	$V_{DD} = 3V \pm 10\%$	14			ns	
LL LOW FUISE WIUTH	tw∟	$V_{DD} = 1.8V \pm 10\%$	22			113	
CLR High Pulse Width	two	$V_{DD} = 3V \pm 10\%$	20			ne	
CERTINGITI GISE WIGHT	twc	40		ns			

Note 2: All specifications are 100% production tested at T_A = +70°C, unless otherwise noted. Specifications at 0°C are guaranteed by design.

Note 3: See the Ultrasound-Specific IMD3 Specification section.







Figure 1. Serial Interface Timing


Typical Operating Characteristics


 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, I_{CH} = 1.5 \text{mA}, R_{COM} = 200\Omega, R_{NO} = 200\Omega, f = 5 \text{MHz}, V_{CLR} = 0V, T_{A} = +25 ^{\circ}\text{C}, unless otherwise noted.})$


















Typical Operating Characteristics (continued)


 $(VDD = +3V, VCC = +5V, VEE = -5V, ICH = 1.5mA, RCOM_ = 200\Omega, RNO_ = 200\Omega, f = 5MHz, VCLR = 0V, TA = +25^{\circ}C, unless otherwise noted.)$












Pin Configuration



Pin Description

Р	IN		
MAX4936/ MAX4938	MAX4937/ MAX4939	NAME	FUNCTION
1	1	COM2	T/R Switch 2 Input. When the switch is on, low-voltage signals are passed through from COM2 to NO2, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
2	_	HV2	T/R Switch 2 Input. COM2 follows HV2 when high-voltage signals are present on HV2. HV2 is isolated from COM2 when low-voltage signals are present on COM2.



_____Pin Description (continued)

P	IN		
MAX4936/ MAX4938	MAX4937/ MAX4939	NAME	FUNCTION
3, 6, 15, 18, 54	2, 3, 5, 6, 8, 13, 15, 16, 18, 19, 21, 54, 56	N.C.	No Connection. Not internally connected.
4	4	COM3	T/R Switch 3 Input. When the switch is on, low-voltage signals are passed through from COM3 to NO3, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
5	_	HV3	T/R Switch 3 Input. COM3 follows HV3 when high-voltage signals are present on HV3. HV3 is isolated from COM3 when low-voltage signals are present on COM3.
7	7	COM4	T/R Switch 4 Input. When the switch is on, low-voltage signals are passed through from COM4 to NO4, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
8	_	HV4	T/R Switch 4 Input. COM4 follows HV4 when high-voltage signals are present on HV4. HV4 is isolated from COM4 when low-voltage signals are present on COM4.
9	9	V _{DD}	Positive Logic Supply. Bypass VDD to GND with a 1µF or greater ceramic capacitor as close as possible to the device.
10	10	Vcc	Positive Analog Supply. Bypass VCC to GND with a 1µF or greater ceramic capacitor as close as possible to the device.
11	11	VEE	Negative Analog Supply. Bypass VEE to GND with a 1µF or greater ceramic capacitor as close as possible to the device.
12, 23, 53	12, 23, 53	GND	Ground
13	_	HV5	T/R Switch 5 Input. COM5 follows HV5 when high-voltage signals are present on HV5. HV5 is isolated from COM5 when low-voltage signals are present on COM5.
14	14	COM5	T/R Switch 5 Input. When the switch is on, low-voltage signals are passed through from COM5 to NO5, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
16	_	HV6	T/R Switch 6 Input. COM6 follows HV6 when high-voltage signals are present on HV6. HV6 is isolated from COM6 when low-voltage signals are present on COM6.
17	17	COM6	T/R Switch 6 Input. When the switch is on, low-voltage signals are passed through from COM6 to NO6, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
19	_	HV7	T/R Switch 7 Input. COM7 follows HV7 when high-voltage signals are present on HV7. HV7 is isolated from COM7 when low-voltage signals are present on COM7.
20	20	COM7	T/R Switch 7 Input. When the switch is on, low-voltage signals are passed through from COM7 to NO7, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
21		HV8	T/R Switch 8 Input. COM8 follows HV8 when high-voltage signals are present on HV8. HV8 is isolated from COM8 when low-voltage signals are present on COM8.
22	22	COM8	T/R Switch 8 Input. When the switch is on, low-voltage signals are passed through from COM8 to NO8, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.

Pin Description (continued)

Р	IN		
MAX4936/ MAX4938	MAX4937/ MAX4939	NAME	FUNCTION
24	24	CLK	Serial-Clock Input
25	25	DIN	Serial-Data Input
26	26	DOUT	Serial-Data Output
27	27	LVCC8	Inductor VCC Connection. Connect an inductor between LVCC8 and VCC to improve noise performance, otherwise connect LVCC8 to VCC.
28	28	NO8	T/R Switch 8 Output. When the switch is on, low-voltage signals are passed through from COM8 to NO8, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO8 is limited with clamping diodes on MAX4936/MAX4937.
29	29	LVEE8	Inductor VEE Connection. Connect an inductor between LVEE8 and VEE to improve noise performance; otherwise, connect LVEE8 to VEE.
30	30	LVCC7	Inductor V _{CC} Connection. Connect an inductor between LVCC7 and V _{CC} to improve noise performance; otherwise, connect LVCC7 to V _{CC} .
31	31 31		T/R Switch 7 Output. When the switch is on, low-voltage signals are passed through from COM7 to NO7, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO7 is limited with clamping diodes on MAX4936/MAX4937.
32	32	LVEE7	Inductor VEE Connection. Connect an inductor between LVEE7 and VEE to improve noise performance; otherwise, connect LVEE7 to VEE.
33	33	LVCC6	Inductor V _{CC} Connection. Connect an inductor between LVCC6 and V _{CC} to improve noise performance; otherwise, connect LVCC6 to V _{CC} .
34	34	NO6	T/R Switch 6 Output. When the switch is on, low-voltage signals are passed through from COM6 to NO6, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO6 is limited with clamping diodes on MAX4936/MAX4937.
35	35	LVEE6	Inductor VEE Connection. Connect an inductor between LVEE6 and VEE to improve noise performance; otherwise, connect LVEE6 to VEE.
36	36	LVCC5	Inductor VCC Connection. Connect an inductor between LVCC5 and VCC to improve noise performance; otherwise, connect LVCC5 to VCC.
37	37	NO5	T/R Switch 5 Output. When the switch is on, low-voltage signals are passed through from COM5 to NO5, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO5 is limited with clamping diodes on MAX4936/MAX4937.
38	38	LVEE5	Inductor VEE Connection. Connect an inductor between LVEE5 and VEE to improve noise performance; otherwise, connect LVEE5 to VEE.
39	39	LVEE4	Inductor VEE Connection. Connect an inductor between LVEE4 and VEE to improve noise performance; otherwise, connect LVEE4 to VEE.
40	40	NO4	T/R Switch 4 Output. When the switch is on, low-voltage signals are passed through from COM4 to NO4, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO4 is limited with clamping diodes on MAX4936/MAX4937.


MIXIM

____Pin Description (continued)

PIN			
MAX4936/ MAX4938	MAX4937/ MAX4939	NAME	FUNCTION
41	41	LVCC4	Inductor V _{CC} Connection. Connect an inductor between LVCC4 and V _{CC} to improve noise performance; otherwise, connect LVCC4 to V _{CC} .
42	42	LVEE3	Inductor VEE Connection. Connect an inductor between LVEE3 and VEE to improve noise performance; otherwise, connect LVEE3 to VEE.
43	43	NO3	T/R Switch 3 Output. When the switch is on, low-voltage signals are passed through from COM3 to NO3, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO3 is limited with clamping diodes on MAX4936/MAX4937.
44	44	LVCC3	Inductor V _{CC} Connection. Connect an inductor between LVCC3 and V _{CC} to improve noise performance; otherwise, connect LVCC3 to V _{CC} .
45	45	LVEE2	Inductor VEE Connection. Connect an inductor between LVEE2 and VEE to improve noise performance; otherwise, connect LVEE2 to VEE.
46 46		NO2	T/R Switch 2 Output. When the switch is on, low-voltage signals are passed through from COM2 to NO2, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO2 is limited with clamping diodes on MAX4936/MAX4937.
47	47	LVCC2	Inductor VCC Connection. Connect an inductor between LVCC2 and VCC to improve noise performance; otherwise, connect LVCC2 to VCC.
48	48	LVEE1	Inductor VEE Connection. Connect an inductor between LVEE1 and VEE to improve noise performance; otherwise, connect LVEE1 to VEE.
49	49	NO1	T/R Switch 1 Output. When the switch is on, low-voltage signals are passed through from COM1 to NO1, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked. NO1 is limited with clamping diodes on MAX4936/MAX4937.
50	50	LVCC1	Inductor V _{CC} Connection. Connect an inductor between LVCC1 and V _{CC} to improve noise performance; otherwise, connect LVCC1 to V _{CC} .
51	51	ĪĒ	Active-Low Latch-Enable Input. Drive $\overline{\text{LE}}$ low to change the contents of the latch and update the state of the switches. Drive $\overline{\text{LE}}$ high to hold the contents of the latch.
52	52	CLR	Active-High Latch-Clear Input. Drive CLR high to clear the contents of the latch and disable all the switches. When CLR is driven high, the device enters shutdown mode. CLR does not affect the contents of the register.
55	55	COM1	T/R Switch 1 Input. When the switch is on, low-voltage signals are passed through from COM1 to NO1, while high-voltage signals are blocked. When the switch is off, both low-voltage and high-voltage signals are blocked.
56	_	HV1	T/R Switch 1 Input. COM1 follows HV1 when high-voltage signals are present on HV1. HV1 is isolated from COM1 when low-voltage signals are present on COM1.
_	_	EP	Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize thermal performance. Do not use EP as the only GND connection.

MIXIM

Functional Diagram



Detailed Description

The MAX4936–MAX4939 are octal, high-voltage transmit/receive (T/R) switches. The T/R switches are based on a diode bridge topology, and the amount of current in the diode bridges can be programmed through an SPI interface. All devices feature a latch-clear input to asynchronously turn off all T/R switches and put the device into a low-power shutdown mode. The MAX4936/




Figure 2. SPI Logic

MAX4938 include the T/R switch and grass-clipping diodes, performing both transmit and receive operations. The MAX4937/MAX4939 include just the T/R switch and perform the receive operation only.

The MAX4936/MAX4938 transmit path is low impedance during high-voltage transmit and high impedance during low-voltage receive, providing isolation between transmit and receive circuitry. The high-voltage transmit path is high bandwidth, low distortion, and low jitter.

The receive path for all devices is low impedance during low-voltage receive and high impedance during high-voltage transmit, providing protection to the receive circuitry. The low-voltage receive path is high bandwidth, low noise, low distortion, and low jitter. Each T/R switch can be individually programmed on or off, allowing these devices to also be used as receive path multiplexers.

The MAX4936/MAX4937 feature clamping diodes to protect the receiver input from voltage spikes due to leakage currents flowing through the T/R switches during transmission. The MAX4938/MAX4939 do not have clamping diodes and rely on clamping diodes integrated in the receiver front-end.

Serial Interface

All the devices are controlled by a serial interface with a 12-bit serial shift register and transparent latch (Figure 2). Each of the first 4 data bits controls the bias current into the diode bridges (see Figure 3 and Table 2), while the remaining 8 data bits control a T/R switch (Table 1). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by 12 clock cycles (Figure 4).

Transmit/Receive Switch

The T/R switch is based on a diode bridge topology. The amount of bias current into each diode bridge is adjustable by setting the S0–S3 switches through the serial interface (see Figure 3 and Table 2).

Latch Enable (LE)

Drive $\overline{\text{LE}}$ logic-low to change the contents of the latch and update the state of the T/R switches (Figure 4). Drive $\overline{\text{LE}}$ logic-high to hold the contents of the latch and prevent changes to the switches' states. To reduce noise due to clock feedthrough, drive $\overline{\text{LE}}$ logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse $\overline{\text{LE}}$ logic-low to load the contents of the shift register into the latch.

Figure 3. Diode Bias Current Control

Latch Clear (CLR)

Drive CLR logic-high to reset the contents of the latch to zero and open all T/R switches. CLR does not affect the contents of the shift register. Once CLR is high again, and $\overline{\text{LE}}$ is driven low, the contents of the shift register are loaded into the latch.

Power-On Reset

The devices feature a power-on-reset circuit to ensure all switches are off at power-on. The internal 12-bit serial shift register and latch are set to zero on power-up.




Figure 4. Latch-Enable Interface Timing

Table 1. Serial Interface Programming

					DATA	A BITS						CON.	TROL TS		FUNCTION										
D0 (LSB)	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11 (MSB)	ĪĒ	CLR	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	S0	S1	S2	S3
L												L	L	Off											
Н												L	L	On											
	L											L	L		Off										
	Н											L	L		On										
		L										L	L			Off									
		Н										L	L			On									
			L									L	L				Off								
			Н									L	L				On								
				L								L	L					Off							
				Н								L	L					On							
					L							L	L						Off						
					Н							L	L						On						
						L						L	L							Off					
						Н						L	L							On					
							L					L	L								Off				
							Н					L	L								On				
								L				L	L									Off			
								Н				L	L									On			
									L			L	L										Off		
									Н			L	L										On		
										L		L	L											Off	
										Н		L	L											On	
											L	L	L												Off
											Н	L	L												On
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Н	L					Но	ld Previo	us State					
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Н	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off

L = Low, H = High, X = Don't care.

Table 2. Diode Bias Current

SWITCHES				RESISTORS (Ω)				RESISTOR COMBINATION	TYPICAL DIODE BRIDGE CURRENT (mA) vs. S[3:0] CONTROL BITS (*)	
S3	S2	S1	S0	R3	R2	R1	R0	(Ω)	V _{CC} = 3.0V	V _{CC} = 5.0V
0	0	0	0	350	700	1400	2800	_	0	0
0	0	0	1	350	700	1400	2800	2800	0.78	1.50
0	0	1	0	350	700	1400	2800	1400	1.58	3.00
0	0	1	1	350	700	1400	2800	933	2.36	4.50
0	1	0	0	350	700	1400	2800	700	3.14	6.00
0	1	0	1	350	700	1400	2800	560	3.98	7.50
0	1	1	0	350	700	1400	2800	467	4.72	9.00
0	1	1	1	350	700	1400	2800	400	5.50	10.50
1	0	0	0	350	700	1400	2800	350	6.28	12.00
1	0	0	1	350	700	1400	2800	311	7.08	13.50
1	0	1	0	350	700	1400	2800	280	7.86	15.00
1	0	1	1	350	700	1400	2800	255	8.64	16.50
1	1	0	0	350	700	1400	2800	233	9.42	18.00
1	1	0	1	350	700	1400	2800	215	10.22	19.50
1	1	1	0	350	700	1400	2800	200	11.00	21.00
1	1	1	1	350	700	1400	2800	187	11.78	22.50

*VEE = -VCC

_Applications Information

For medical ultrasound applications, see Figures 5, 6, and 7.

Ultrasound-Specific IMD3 Specification

Unlike typical communications applications, the two input tones are not equal in magnitude for the ultrasound-specific IMD3 two-tone specification. In this measurement, F1 represents reflections from tissue and F2 represents reflections from blood. The latter reflections are typically 25dB lower in magnitude, and hence the measurement is defined with one input tone 25dB lower than the other. The IMD3 product of interest (F1 - (F2 - F1)) presents itself as an undesired Doppler error signal in ultrasound applications. See Figure 8.

Logic Levels

The digital interface inputs CLK, DIN, $\overline{\text{LE}}$, and CLR are tolerant of up to +5.5V, independent of the V_{DD} supply voltage, allowing compatibility with higher voltage controllers.

Daisy-Chaining Multiple Devices

Digital output DOUT is provided to allow the connection of multiple devices by daisy-chaining (Figure 9). Connect each DOUT to the DIN of the subsequent device in the chain. Connect CLK, \overline{LE} , and CLR inputs of

all devices, and drive $\overline{\text{LE}}$ logic-low to update all devices simultaneously. Drive CLR high to open all the switches simultaneously. Additional shift registers can be included anywhere in series with the device data chain.

Supply Sequencing and Bypassing

The devices do not require special sequencing of the V_{DD}, V_{CC}, and V_{EE} supply voltages; however, analog switch inputs must be unconnected, or satisfy V_{EE} \leq (V_{HV}_, V_{COM}_, V_{NO}_) \leq V_{CC} during power up and power down. Bypass V_{DD}, V_{CC}, and V_{EE} to GND with a 1µF ceramic capacitor as close as possible to the device.

PCB Layout

The pin configuration is optimized to facilitate a very compact physical layout of the device and its associated discrete components. A typical application for this device might incorporate several devices in close proximity to handle multiple channels of signal processing.

The exposed pad (EP) of the TQFN-EP package provides a low thermal resistance path to the die. It is important that the PCB on which the device is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP must be soldered to a ground plane on the PCB, either directly or through an array of plated through holes.

Application Diagrams




Figure 5. Ultrasound T/R Path with One Transmit per Receive Channel (One Channel Only)

Application Diagrams (continued)




Figure 6. Ultrasound T/R Path with One Transmit per Receive Channel and External Isolation (One Channel Only)




Figure 7. Ultrasound T/R Path with Multiple Transmits per Receive Channel

Application Diagrams (continued)




Figure 8. Ultrasound IMD3 Measurement Technique




Figure 9. Interfacing Multiple Devices by Daisy-Chaining

Chip Information

_Package Information

PROCESS: BCDMOS

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
56 TQFN-EP	T56511+1	<u>21-0187</u>		

MIXIM

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/10	Initial release	_
1	3/11	Updated the Diode Bridge Turn-Off Time and the NO_ On Capacitance in the Electrical Characteristics, updated Figure 7	3, 4, 17

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.