

#### **General Description**

The AAT4900 FastSwitch is a member of AnalogicTech's Application Specific Power MOSFET<sup>™</sup> (ASPM<sup>™</sup>) product family. It is a buffered power half-bridge, consisting of low on resistance power MOSFETs with integrated control logic. This device operates with inputs ranging from 2.0V to 5.5V, making it ideal for 2.5V, 3V, and 5V systems. The device is protected from shootthrough current with its own control circuitry. The AAT4900 is capable of very fast switching times and is ideal for use in high frequency DC/DC converters. The quiescent supply current is a low 4mA at 1MHz CLK frequency. In shutdown mode, the supply current decreases to less than 1µA max.

The AAT4900 is available in a Pb-free 5-pin SOT23 or 8-pin SC70JW package and is specified over the -40°C to +85°C temperature range.

#### **Features**

## **FastSwitch**<sup>™</sup>


- 2.0V to 5.5V Input Voltage Range
- 105mΩ (typ) Low Side Switch R<sub>DS(ON)</sub>
- 130m $\Omega$  (typ) High Side Switch R<sub>DS(ON)</sub>
- Low Quiescent Current: — 1µA (max) DC
  - 4mA at 1MHz
- Only 2.5V Needed for Control Signal Input
- Break-Before-Make Shoot-Through Protection
- Temperature Range: -40°C to +85°C
- 5-Pin SOT23 or 8-Pin SC70JW Package

#### **Applications**

- DC Motor Drive
- High Frequency DC/DC Converters
- MOSFET Driver

## **Typical Application**

#### **DC/DC Converter Output Stage**






## **Pin Descriptions**

Pi	n #	Symbol	Function
SOT23-5	SC70JW-8	Symbol	Function
1	2, 3	LX Inductor connection. LX output is controlled and EN (see Control Logic Table).	
2	6, 7, 8	GND Ground connection.	
3	4	EN Active-high enable input. A logic low signal p LX output pin in high impedance mode.	
4	5	CLK Logic input signal determines the state of LX out	
5	1	IN	Supply voltage input. Input voltage range from 2.0V to 5.5V.

### **Pin Configuration**



## **Control Logic Table**

Inp	uts	Output
CLK	EN	LX
0	0	High Impedance
0	1	V <sub>IN</sub>
1	0	High Impedance
1	1	Ground



# Absolute Maximum Ratings<sup>1</sup> $T_A = 25^{\circ}C$ , unless otherwise noted.

Symbol	Description	Value	Units
V <sub>IN</sub>	IN to GND	-0.3 to 6	V
V <sub>EN</sub> , V <sub>CLK</sub>	EN, CLK to GND	-0.3 to 6	V
V <sub>OUT</sub>	OUT to GND	-0.3 to V <sub>IN</sub> +0.3	V
I <sub>MAX</sub>	Maximum Continuous Switch Current	2	А
TJ	Operating Junction Temperature Range	-40 to 150	°C
V <sub>ESD</sub>	ESD Rating <sup>2</sup> - HBM	4000	V
T <sub>LEAD</sub>	Maximum Soldering Temperature (at Leads)	300	°C

#### **Thermal Information<sup>3</sup>**

Symbol	Description	Value	Units	
$\Theta_{JA}$	Thermal Resistance (SOT23-5, SC70JW-8)	190	°C/W	
P <sub>D</sub>	Power Dissipation (SOT23-5, SC70JW-8)	526	mW	

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time. 2. Human body model is a 100pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin.

3. Mounted on a demo board.



## **Electrical Characteristics**


 $\overline{V_{IN}}$  = 5V,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C.

Symbol	Description	Conditions	Min	Тур	Мах	Units	
V <sub>IN</sub>	Operation Voltage		2.0		5.5	V	
I <sub>QAC</sub>	AC Quiescent Current	IN = 5V, EN = IN, CLK = 1MHz, $I_{LX} = 0$		4	9	mA	
	DC Quiescent Current	$IN = 5V, EN = IN, CLK = GND, I_{LX} = 0$			1	μA	
I <sub>Q(OFF)</sub>	Off-Supply Current	EN = CLK = GND, IN = LX = 5.5V			1	μA	
I <sub>SD(OFF)</sub>	Off-Switch Current	EN = GND, IN = 5.5V, $V_{OUT}$ = 0 or LX = IN		0.03	1	μA	
		$IN = 5V, T_A = 25^{\circ}C$		130	165	mΩ	
R <sub>DS(ON)H</sub>	High Side MOSFET On Resistance	IN = 3V, T <sub>A</sub> = 25°C		165	195		
- ( - )	On Resistance	$IN = 2V, T_A = 25^{\circ}C$		235			
	Low Side MOSFET On Resistance	$IN = 5V, T_A = 25^{\circ}C$		105	145	mΩ	
		IN = 3V, T <sub>A</sub> = 25°C		135	175		
		IN = 2V, T <sub>A</sub> = 25°C		200			
V <sub>ONL</sub>	CLK, EN Input Low Voltage	IN = 2.7V to 5.5V			0.8	V	
		IN = 2.7V to ≤4.2V <sup>1</sup>	2.0			V	
V <sub>ONH</sub>	CLK, EN Input High Voltage	$IN = >4.2V$ to $5V^{1}$	2.4			V	
I <sub>SINK</sub>	CLK, EN Input Leakage	CLK, EN = 5.5V		0.01	1	μA	
T <sub>BBM</sub>	Break-Before-Make Time	CLK Rising		5			
		CLK Falling		5		ns	
T <sub>ON-DLY</sub>	CLK to LX Delay	CLK Rising		30		ns	
		CLK Falling		40			
-	EN to OUT HiZ Delay	CLK = GND		40		ns	
T <sub>HIZ</sub>		CLK = IN		40			


1. For  $V_{\ensuremath{\mathsf{IN}}}$  outside this range, consult CLK/Enable Threshold vs. Input Voltage curve.




## **Typical Characteristics**




Operating Current vs. Temperature (F<sub>s</sub> = 1MHz)




High Side  $R_{DS(ON)}$  vs. Output Current




**Operating Current vs. Switching Frequency** 



Operating Current vs. Temperature (F<sub>s</sub> = 1MHz)




Low Side R<sub>DS(ON)</sub> vs. Output Current





## AAT4900 Buffered Power Half-Bridge


## **Typical Characteristics**




Low Side R<sub>DS(ON)</sub> 0.30 0.25 V<sub>IN</sub> = 2.7V 0.20  $R_{\text{DS(ON)}}(\Omega)$ I<sub>D</sub> = 2.2A 0.15 0.10 V<sub>IN</sub> = 2.7V, V<sub>IN</sub> = 5.5V,  $I_{D} = 0.2A$ 0.05  $I_{\rm D}$  = 0.2A to 2.2A 0.00 -40 -20 0 20 40 60 100 120 80

Temperature (°C)


Propagation Delay vs. Input Voltage (C<sub>L</sub> = 1000pF)



CLK/Enable Threshold vs. Input Voltage




R<sub>DS(ON)</sub> vs. Input Voltage





### **Functional Block Diagram**




#### **Typical Applications**

#### **DC/DC Converter**

The most common AAT4900 applications include a DC/DC converter output power stage and a MOS-FET gate drive buffer.

Figure 1 shows a common configuration when used as a DC/DC converter power stage with synchronous rectification. The enable pin can be used to force the LX output to a high impedance state under light load conditions. This enables the output inductor to operate in discontinuous conduction mode (DCM), improving efficiency under light load conditions. The body diode associated with the low side switching device gives the AAT4900 inductive switching capability, clamping the LX node at a diode drop below GND during the break-beforemake time.



#### Figure 1: AAT4900 DC/DC Converter Power Stage.

4900.2006.05.1.3



## Synchronous Buck DC/DC Converter Application

The losses associated with the AAT4900 high side switching MOSFET are due to switching losses and conduction losses. The conduction losses are associated with the  $R_{DS(ON)}$  characteristics of the output switching device. At the full load condition, assuming continuous conduction mode (CCM), the on losses can be derived from the following equations.

Eq. 1: 
$$D = \frac{V_0}{V_{IN}}$$

D is the duty cycle.

**Eq. 2:** 
$$\Delta I = \frac{V_0}{L \cdot F_s} \left( 1 - \frac{V_0}{L \cdot F_s} \right)$$

 $\Delta I$  is the *peak-to-peak* inductor ripple current.

 $\left(\frac{V_0}{V_{IN}}\right)$ 

#### **High Side Switch RMS Current**

Eq. 3: 
$$I_{\text{RMS(HS)}} = \sqrt{\left(I_0^2 + \frac{\Delta I^2}{12}\right) \cdot D}$$

#### Low Side Switch RMS Current

The low side RMS current is estimated by the following equation.

**Eq. 4:** 
$$I_{\text{RMS}(\text{LS})} = \sqrt{\left(I_0^2 + \frac{\Delta I^2}{12}\right) \cdot (1 - D)}$$

#### **Total Losses**


A simplified form of the above results (where the above descriptions of  $I_{RMS}$  has been approximated with  $I_o$ ) is given by:

Eq. 5: 
$$P_{LOSS} = \frac{I_0^2 \cdot (R_{DS(ON)H} \cdot V_0 + R_{DS(ON)L} \cdot (V_{IN} - V_0))}{V_{IN}} + (t_{sw} \cdot F_S \cdot I_0 + I_Q) \cdot V_{IN}$$

Substitution of the  $I_{RMS}$  equations with  $I_O$  results in very little error when the inductor ripple current is 20% to 40% of the full load current. The equation also includes switching and quiescent current losses where  $t_{SW}$  is approximated at 18 nsec and  $I_Q$  is the no load quiescent current of the AAT4900. Quiescent current losses are associated with the gate drive of the output stage and biasing. Since the gate drive current waries with frequency and voltage, the bias current must be checked at the frequency, voltage, and temperature of operation with no load attached to the LX node. Once the above losses have been determined, the maximum junction temperature can be calculated.

**Eq. 6:** 
$$T_{J(MAX)} = P_{LOSS} \cdot \Theta_{JC} = T_{AMB}$$

Using the above equations, the graph below shows the current capability for some typical applications with maximum junction temperatures of 150°C and 120°C. The increase in  $R_{DS(ON)}$  vs. temperature is estimated at  $3.75m\Omega$  for a 10°C increase in junction temperature.





#### Gate Drive

When used as a MOSFET gate driver, the breakbefore-make shoot-through protection significantly reduces losses associated with the driver at high frequencies. (See Figure 2.)

The low  $R_{DS(ON)}$  of the output stage allows for a high peak gate current and fast switching speeds. A small package size facilitates close placement to the power device for optimum switching performance. The logic level inputs (CLK and EN) are high impedance inputs.


#### **Gate Drive Current Ratings**

An estimate of the maximum gate drive capability with no external series resistor can be derived from Equation 7. Note that the quiescent current varies with the ambient temperature, frequency of operation, and input voltage. The graphs below display the quiescent current and maximum gate charge drive capability at 85°C ambient vs. frequency for various input voltages.


Eq. 7: 
$$Q_{G(MAX)} = \frac{1}{F_S} \cdot \left( \frac{T_{J(MAX)} - T_{AMB}}{\theta_{JA} \cdot V_{IN(MAX)}} - I_Q \right)$$
  
=  $\frac{1}{1MHz} \cdot \left( \frac{120^{\circ}C - 85^{\circ}C}{190^{\circ}C/W \cdot 4.2V} - 3.2mA \right)$   
= 40nC


The quiescent current was first measured over temperature for various input voltages with no load attached. Equation 7 was then used to derive the maximum gate charge capability for the desired maximum junction temperature.  $Q_G$  is the gate charge required to raise the gate of the load MOS-FET to the input voltage. This value is taken from the MOSFET manufacturer's gate charge curve.

#### No Load Operating Current at 85°C Ambient



Maximum Gate Charge Load @ 85°C (Ambient T<sub>J(MAX)</sub> = 120°C)









#### **Motor Drive**

The AAT4900 is also ideally suited for use as an efficient output driver for DC brushless motor control. The inductive load switching capability of the AAT4900 eliminates the need for external diodes. A typical motor control circuit is illustrated in Figure 3.

## Recommended Decoupling Layout Pattern

Because of the extremely fast switching speed and the high switching currents, optimum placement of the input capacitor is critical. It is recommended that a  $0.1\mu$ F to  $10\mu$ F 0805 or 1206 ceramic capacitor be placed as close as possible to the IC, as shown in Figure 4. This helps to decouple the switching transients from the stray inductance present in the PC board.




Figure 3: Typical Motor Control Block Diagram.




Figure 4: Recommended Decoupling Layout Pattern.







Figure 5: Timing Diagram.








Figure 7: Propagation Delay Test Circuit.

4900.2006.05.1.3




#### **Ordering Information**

Package	<b>Marking</b> <sup>1</sup>	Part Number (Tape and Reel) <sup>2</sup>
SOT23-5	ABXYY	AAT4900IGV-T1
SC70JW-8	ABXYY	AAT4900IJS-T1




All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

### **Package Information**








All dimensions in millimeters.

1. XYY = assembly and date code.

2. Sample stock is generally held on part numbers listed in BOLD.







All dimensions in millimeters.

© Advanced Analogic Technologies, Inc.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. AnalogicTech warranty products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Advanced Analogic Technologies, Inc. 830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611

