## High Speed Dual MOSFET Driver

## Features

- 6.0 ns rise and fall time with 1000 pF load
- 2.0A peak output source/sink current
- 1.8 to 5.0 V input CMOS compatible
- 4.5 to 13 V total supply voltage
- Smart logic threshold
- Low jitter design
- Two matched channels
- Outputs can swing below ground
- Low inductance package
- Thermally-enhanced package


## Applications

- Medical ultrasound imaging
- Piezoelectric transducer drivers
- Nondestructive evaluation
- PIN diode driver
- CCD clock driver/buffer
- High speed level translator


## General Description

The Supertex MD1213 is a high speed, dual MOSFET driver. It is designed to drive high voltage P and N -channel MOSFET transistors for medical ultrasound and other applications requiring a high output current for a capacitive load. The high-speed input stage of the MD1213 can operate from 1.8 to 5.0 V logic interface with an optimum operating input signal range of 1.8 to 3.3 V . An adaptive threshold circuit is used to set the level translator switch threshold to the average of the input logic 0 and logic 1 levels. The input logic levels may be ground referenced, even though the driver is putting out bipolar signals. The level translator uses a proprietary circuit, which provides DC coupling together with high-speed operation.

The output stage of the MD1213 has separate power connections enabling the output signal L and H levels to be chosen independently from the supply voltages used for the majority of the circuit. As an example, the input logic levels may be 0 and 1.8 V , the control logic may be powered by +5.0 to -5.0 V , and the output $L$ and H levels may be varied anywhere over the range of -5.0 to +5.0 V . The output stage is capable of peak currents of up to $\pm 2.0 \mathrm{~A}$, depending on the supply voltages used and load capacitance present.

The OE pin serves a dual purpose. First, its logic H level is used to compute the threshold voltage level for the channel input level translators. Secondly, when OE is low, the outputs are disabled, with the A output high and the B output low. This assists in properly pre-charging the AC coupling capacitors that may be used in series in the gate drive circuit of an external PMOS and NMOS transistor pair.

## Typical Application Circuit



Ordering Information

|  | 12-Lead QFN |
| :---: | :---: |
| Device | 4.00x4.00mm body |
|  | 1.00mm height (max) |
|  | 0.80mm pitch |
| MD1213 | MD1213K6-G |

-G indicates package is RoHS compliant ('Green')

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$, logic supply voltage | -0.5 V to +13.5 V |
| $\mathrm{~V}_{\mathrm{H}}$, output high supply voltage | $\mathrm{V}_{\mathrm{L}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{L}}$, output low supply voltage | $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{H}}+0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{SS}}$, low side supply voltage | -7.0 V to +0.5 V |
| Logic input levels | $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ to $\mathrm{GND}+7.0 \mathrm{~V}$ |
| Maximum junction temperature | $+125^{\circ} \mathrm{C}$ |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating temperature | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Thermal resistance to air, $\theta_{\mathrm{JA}}$ | $47^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal resistance to case, $\theta_{J C}$ | $7.0^{\circ} \mathrm{C} / \mathrm{W}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Note:

1. 1oz. 4-layer $3 \times 4$ " $P C B$ with thermal pad and thermal via array.


## Pin Configuration



## Package Marking

| $\bullet 1213$ | Y $=$ Last Digit of Year Sealed <br> W = Code for Week Sealed <br> L $=$ Lot Number |
| :--- | :--- |
| YW L L |  |

Package may or may not include the following marks: Si or

DC Electrical Characteristics
(Over operating conditions unless otherwise specified, $V_{H}=V_{D D 1}=V_{D D 2}=12 \mathrm{~V}, V_{L}=V_{S S 1}=V_{S S 2}=0 \mathrm{~V}, V_{O E}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {SS }}$ | Logic supply voltage | 4.5 | - | 13 | V | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 13 \mathrm{~V}$ |
| $\mathrm{V}_{\text {ss }}$ | Logic side supply voltage | -5.5 | - | 0 | V | --- |
| $\mathrm{V}_{\mathrm{H}}$ | Output high supply voltage | $\mathrm{V}_{\text {ss }}+2.0$ | - | $V_{D D}$ | V | --- |
| $\mathrm{V}_{\mathrm{L}}$ | Output low supply voltage | $\mathrm{V}_{\text {ss }}$ | - | $V_{D D}-2.0$ | V | --- |
| $\mathrm{I}_{\text {D10 }}$ | $\mathrm{V}_{\mathrm{DD} 1}$ quiescent current | - | 0.55 | - | mA | No input transitions |
| $\mathrm{I}_{\mathrm{DD} 2 \mathrm{Q}}$ | $V_{\text {DD2 }}$ quiescent current | - | - | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{HQ}}$ | $\mathrm{V}_{\mathrm{H}}$ quiescent current | - | - | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {D } 1}$ | $\mathrm{V}_{\mathrm{DD} 1}$ average current | - | 0.88 | - | mA | One channel on at 5.0 Mhz , No load |
| $\mathrm{I}_{\mathrm{DD} 2}$ | $\mathrm{V}_{\mathrm{DD} 2}$ average current | - | 6.6 | - | mA |  |
| $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ average current | - | 23 | - | mA |  |
| $\mathrm{V}_{\text {IH }}$ | Input logic voltage high | $\mathrm{V}_{\text {OE }}-0.3$ | - | 5.0 | V | For logic inputs INA and INB |
| $\mathrm{V}_{\text {IL }}$ | Input logic voltage low | 0 | - | 0.3 | V |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input logic current high | - | - | 1.0 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{1}$ | Input logic current low | - | - | 1.0 | $\mu \mathrm{A}$ |  |

DC Electrical Characteristics (cont)
(Over operating conditions unless otherwise specified, $V_{H}=V_{D D 1}=V_{D D 2}=12 \mathrm{~V}, V_{L}=V_{S S 1}=V_{S S 2}=0 \mathrm{~V}, V_{O E}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | OE input logic voltage high | 1.8 | - | 5.0 | V | For logic input OE |
| $\mathrm{V}_{\text {IL }}$ | OE input logic voltage low | 0 | - | 0.3 | V |  |
| $\mathrm{R}_{\text {IN }}$ | OE input logic impedance to GND | 12 | 20 | 30 | $\mathrm{K} \Omega$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 5.0 | 10 | pF | All inputs |

Outputs $\left(V_{H}=V_{D D 1}=V_{D D 2}=12 \mathrm{~V}, V_{L}=V_{S 1}=V_{S S 2}=0 \mathrm{~V}, V_{O E}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right)$

| $\mathrm{R}_{\text {SINK }}$ | Output sink resistance | - | - | 12.5 | $\Omega$ | $\mathrm{I}_{\text {SIIK }}=50 \mathrm{~mA}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{R}_{\text {SOURCE }}$ | Output source resistance | - | - | 12.5 | $\Omega$ | $\mathrm{I}_{\text {SOURCE }}=50 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {SINK }}$ | Peak output sink current | - | 2.0 | - | A | --- |
| $\mathrm{I}_{\text {SOURCE }}$ | Peak output source current | - | 2.0 | - | A | --- |

AC Electrical Characteristics $\left(v_{H}=v_{D 01}=v_{D D 2}=12 \mathrm{~V}, v_{L}=v_{S S 1}=v_{S S 2}=0 \mathrm{~V}, v_{O E}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right)$

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tiff}^{\text {if }}$ | Inputs or OE rise \& fall time | - | - | 10 | ns | Logic input edge speed requirement |
| $\mathrm{t}_{\text {PLH }}$ | Propagation delay when output is from low to high | - | 7.0 | - | ns | $C_{\text {LOAD }}=1000 \mathrm{pF}$, <br> see timing diagram <br> Input signal rise/fall time of $2 n s$ |
| $\mathrm{t}_{\text {PHL }}$ | Propagation delay when output is from high to low | - | 7.0 | - | ns |  |
| $\mathrm{t}_{\text {POE }}$ | Propagation delay OE to outputs | - | 9.0 | - | ns |  |
| t | Output rise time | - | 6.0 | - | ns |  |
| $\mathrm{t}_{\mathrm{f}}$ | Output fall time | - | 6.0 | - | ns |  |
| $\mid t_{r}-t_{f}$ \| | Rise and fall time matching | - | 1.0 | - | ns | For each channel |
| $\left\|\mathrm{t}_{\text {PLL }}-\mathrm{t}_{\text {PHL }}\right\|$ | Propagation low to high and high to low matching | - | 1.0 | - | ns |  |
| $\Delta \mathrm{t}_{\mathrm{dm}}$ | Propagation delay match | - | $\pm 2.0$ | - | ns | Device to device delay match |

Logic Truth Table

| Logic Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| OE | INA | INB | OUTA | OUTB |
| $H$ | L | L | $\mathrm{~V}_{\mathrm{H}}$ | $\mathrm{V}_{H}$ |
| H | L | H | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ |
| H | H | L | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{H}$ |
| H | H | H | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ |
| L | X | X | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ |

## Propagation Delay



## Logic Input Threshold



## Detailed Block Diagram



Single Supply Application Circuit


Timing Diagram


## Simplified Block Diagram



## Application Information

For proper operation of the MD1213, low inductance bypass capacitors should be used on the various supply pins. The GND input pin should be connected to the digital ground. The INA, INB, and OE pins should be connected to their logic source with a swing of GND to logic level high, which is 1.8 to 5.0 V . Good trace practices should be followed corresponding to the desired operating speed. The internal circuitry of the MD1213 is capable of operating up to 100 MHz , with the primary speed limitation being the loading effects of the load capacitance. Because of this speed and the high transient currents that result with capacitive loads, the bypass capacitors should be as close to the chip pins as possible. Unless the load specifically requires bipolar drive, the VSS1, VSS2, and VL pins should have low inductance feed-through connections directly to a ground plane. If these voltages are not zero, then they need bypass capacitors in a manner similar to the positive power supplies. The power connections VDD1 and VDD2 should have a ceramic bypass capacitor to the ground plane with short leads and decoupling components to prevent resonance in the power leads. A common capacitor and voltage source may be used for these two pins, which should always have the same DC voltage applied. For applications sensitive to jitter and noise, separate decoupling networks may be used for VDD1 and VDD2.

## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| 1 | INA | Logic input. Controls OUTA when OE is high. Input logic high will cause the output to swing to VL. Input logic low will cause the output to swing to VH . |
| 2 | VL | Supply voltage for N -channel output stage. |
| 3 | INB | Logic input. Controls OUTB when OE is high. Input logic high will cause the output to swing to VL. Input logic low will cause the output to swing to VH . |
| 4 | GND | Logic input ground reference. |
| 5 | VSS1 | Low side analog circuit and level shifter supply voltage. Should be at the same potential as VSS2. |
| 6 | VSS2 | Low side gate drive supply voltage. |
| 7 | OUTB | Output driver. Swings from VH to VL. Intended to drive the gate of an external N-channel MOSFET via a series capacitor. When OE is low, the output is disabled. OUTB will swing to VL turning off the external N-channel MOSFET. |
| 8 | VH | Supply voltage for P-channel output stage. |
| 9 | OUTA | Output driver. Swings from VH to VL. Intended to drive the gate of an external P-channel MOSFET via a series capacitor. When OE is low, the output is disabled. OUTA will swing to VH turning off the external P-channel MOSFET. |
| 10 | VDD2 | High side gate drive supply voltage. |
| 11 | VDD1 | High side analog circuit and level shifter supply voltage. Should be at the same potential as VDD2. |
| 12 | OE | Output-enable logic input. When OE is high, $\left(\mathrm{V}_{\mathrm{OE}}+\mathrm{V}_{\text {GND }}\right) / 2$ sets the threshold transition between logic level high and low for INA and INB. When OE is low, OUTA is at VH and OUTB is at VL regardless of INA and INB |

## Notes:

1. Thermal Pad and Pin \#5 (VSS1) must be connected externally.
2. Index Pad and Thermal Pad are connected internally

## 12-Lead QFN Package Outline (K6)

## $4.00 \times 4.00 \mathrm{~mm}$ body, 1.00 mm height (max), 0.80 mm pitch



## Top View



Bottom View

Side View



## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15 mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

| Symbol |  | A | A1 | A3 | b | D | D2 | E | E2 | e | L | L1 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Dimension } \\ & (\mathrm{mm}) \end{aligned}$ | MIN | 0.80 | 0.00 | $\begin{aligned} & 0.20 \\ & \text { REF } \end{aligned}$ | 0.25 | 3.85* | 0.75 | 3.85* | 0.75 | $\begin{aligned} & 0.80 \\ & \text { BSC } \end{aligned}$ | 0.35 | 0.00 | $0^{\circ}$ |
|  | NOM | 0.90 | 0.02 |  | 0.30 | 4.00 | 1.70 | 4.00 | 1.70 |  | 0.55 | - | - |
|  | MAX | 1.00 | 0.05 |  | 0.35 | 4.15* | 2.25 | 4.15* | 2.25 |  | 0.75 | 0.15 | $14^{\circ}$ |

JEDEC Registration MO-220, Variation VGGB, Issue K, June 2006.

* This dimension is not specified in the JEDEC drawing.


## Drawings not to scale.

Supertex Doc. \#: DSPD-12QFNK64X4P080, Version C041309.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

