

Universal Input Switchmode Controller

FEATURES

- 10- to 450-V Input Range
- Current-Mode Control
- 125-mA Output Drive
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET

DESCRIPTION


The Si9120 is a BiC/DMOS integrated circuit designed for use in low-power, high-efficiency off-line power supplies. High-voltage DMOS inputs allow the controller to work over a wide range of input voltages (10- to 450-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce quiescent current to less than 1.5 mA.

A CMOS output driver provides high-speed switching for MOSFET devices with gate charge, Q_q , up to 25 nC, enough

to supply 30 W of output power at 100 kHz. These devices, when combined with an output MOSFET and transformer, can be used to implement single-ended power converter topologies (i.e., flyback and forward).

The Si9120 is available in both standard and lead (Pb)-free 16-pin plastic DIP and SOIC packages which are specified to operate over the industrial temperature range of -40 °C to 85 °C.

FUNCTIONAL BLOCK DIAGRAM



Applications information, see AN707 and AN708.

Document Number: 70006 S-42042—Rev. H, 15-Nov-04



ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to $-V_{IN}$ (Note: $V_{CC} < +V_{IN} + 0.3 V$)
V _{CC}
+V _{IN}
Logic Inputs (RESET
SHUTDOWN, OSC IN, OSC OUT)
Linear Input
(FEEDBACK, SENSE, BIAS, V _{REF}) –0.3 V to 7 V
HV Pre-Regulator Input Current (continuous) 5 mAa
Continuous Output Current (Source or Sink) 125 mA
Storage Temperature
Operating Temperature40 to 85°C
Junction Temperature (T _J)

Power Dissipation (Package) ^b
--

0 mW
0 mW
°C/W
°C/W

Notes

- Continuous current may be limited by the applications maximum input voltage and the package power dissipation. Device mounted with all leads soldered or welded to PC board. a.
- b.
- Derate 6 mW/°C above 25°C. c.
- d. Derate 7.2 mW/°C above 25°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Voltages Referenced to –V _{IN}	
V _{CC}	9.5 V to 13.5 V
+V _{IN}	10 V to 450 V
fosc	40 kHz to 1 MHz

R_{OSC}	
Linear Inputs	
Digital Inputs 0 to V _{CC}	

		Specific Test Conditions DISCHARGE = -V _{IN} = 0 V,		LIMITS D Suffix -40 to 85°C				
Parameter	Symbol	V _{CC} = 10 V +V _{IN} = 300 V R _{BIAS} = 390 kΩ, R _{OSC} = 330 kΩ	TEMP ^B	MINC	ТҮР	махс	Unit	
Reference								
Output Voltage	V _R	OSC IN = – V_{IN} (OSC Disabled) R_L = 10 $M\Omega$	Room Full	3.88 3.82	4.0	4.12 4.14	V	
Output Impedance ^e	Z _{OUT}		Room	15	30	45	kΩ	
Short Circuit Current	I _{SREF}	$V_{REF} = -V_{IN}$	Room	70	100	130	μΑ	
Temperature Stability ^e	T _{REF}		Full		0.5	1.0	mV/°C	
Oscillator			•		•	•	•	
Maximum Frequency ^e	f _{MAX}	R _{OSC} = 0	Room	1	3		MHz	
	f	$C_{STRAY} \operatorname{Pin} 9 \le 5 \text{ pF}$ $R_{OSC} = 330 \text{ k}\Omega$	Room	80	100	120	1/LI-7	
Initial Accuracy	fosc –	$C_{STRAY} \operatorname{Pin 9} \le 5 \text{ pF}$ $R_{OSC} = 150 \text{ k}\Omega$	Room	160	200	240		
Voltage Stability	Δf/f	∆f/f = f(13.5 V) – f(9.5 V) / f(9.5 V) Room 10		10	15	%		
Temperature Coefficiente	T _{OSC}		Full		200	500	ppm/°C	
Error Amplifier								
Feedback Input Voltage	V _{FB}	FB Tied to COMP OSC IN = - V _{IN} (OSC Disabled)	Room	3.92		4.08	V	
Input BIAS Current	I _{FB}	OSC IN = - V _{IN} , V _{FB} = 4 V Room 25		500	nA			
Input OFFSET Voltage	V _{OS}	OSC IN = - V _{IN} Room ±15		± 40	mV			
Open Loop Voltage Gain ^e	A _{VOL}	$OSC IN = -V_{IN}$	Room	60	80	Ì	dB	
Unity Gain Bandwidth ^e	BW	OSC IN = $-V_{IN}$	Room	1.0	1.5	1	MHz	

www.vishay.com 2



SPECIFICATIONS ^a								
		Specific Test Conditions DISCHARGE = $-V_{IN} = 0 V$, $V_{CC} = 10 V + V_{IN} = 300 V$		D Su	LIMITS Iffix -40 to	85°C		
Parameter	Symbol	$R_{\text{BIAS}} = 390 \text{ k}\Omega, R_{\text{OSC}} = 330 \text{ k}\Omega$	TEMP ^B	MINC	TYPD	махс	Unit	
Error Amplifier (Cont'd)								
Dynamic Output Impedance ^e	Z _{OUT}	Error Amp configured for 60 dB gain	Room		1000	2000	Ω	
Output Current		Source V _{FB} = 3.4 V	Room		-2.0	-1.4	mA	
Output Current	lout	Sink V _{FB} = 4.5 V	Room	0.12	0.15		ШA	
Power Supply Rejection	PSRR	$9.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 13.5 \text{ V}$	Room	50	70		dB	
Current Limit								
Threshold Voltage	V _{SOURCE}	V _{FB} = 0 V	Room	1.0	1.2	1.4	V	
Delay to Output ^e	t _d	V _{SENSE} = 1.5 V, See Figure 1	Room		100	150	ns	
Pre-Regulator/Start-Up								
Input Voltage	+V _{IN}	I _{IN} = 10 μA	Room	450	1		V	
Input Leakage Current	+I _{IN}	$V_{CC} \ge 9.4 V$	Room			10	μΑ	
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V _{REG}	I _{PRE-REGULATOR} = 10 μA	Room	7.8	8.6	9.4		
Undervoltage Lockout	V _{UVLO}		Room	7.0	8.1	8.9	V	
V _{REG} -V _{UVLO}	V _{DELTA}		Room	0.3	0.6			
Supply								
Supply Current	I _{CC}	C _L = 500 pF at Pin 5	Room		0.85	1.5	mA	
Bias Current	I _{BIAS}		Room	10	15	20	μA	
Logic								
SHUTDOWN Delay ^e	t _{SD}	C _L = 500 pF, V _{SENSE} = -V _{IN} See Figure 2	Room		50	100		
SHUTDOWN Pulse Widthe	t _{SW}		Room	50				
RESET Pulse Width ^e	t _{RW}	See Figure 3	Room	50			ns	
Latching Pulse Width SHUTDOWN and RESET Low ^e	t _{LW}	Ŭ	Room	25				
Input Low Voltage	V _{IL}		Room			2.0	v	
Input High Voltage	V _{IH}		Room	8.0			v	
Input Current Input Voltage High	liH	V _{IN} = 10 V	Room		1	5	μA	
Input Current Input Voltage Low	IIL	V _{IN} = 0 V	Room	-35	-25		μι	
Output								
Output High Voltage	V _{OH}	I _{OUT} = -10 mA	Room Full	9.7 9.5			v	
Output Low Voltage	V _{OL}	l _{OUT} = 10 mA	Room Full			0.3 0.5	v	
Output Resistance	R _{OUT}	I _{OUT} = 10 mA, Source or Sink	Room Full		20 25	30 50	Ω	
Rise Time ^e	t _r	C _L = 500 pF	Room		40	75	ns	
Fall Time ^e	t _f	- L 200 b.	Room	40	75			

 Notes

 a.
 Refer to PROCESS OPTION FLOWCHART for additional information.

 b.
 Room = 25°C, Cold and Hot = as determined by the operating temperature suffix.

 c.
 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

 d.
 Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

 e.
 Guaranteed by design, not subject to production test.

 a.
 250 V ≤ +V_{IN} 380 V place a 10-kΩ, ¹/₄-W resistor in series with a +V_{IN} (Pin1).

 380 V ≤ +V_{IN} 450 V place a 15-kΩ, ¹/₄-W resistor in series with a +V_{IN} (Pin1).

 Connect a 0.01-µfd capacitor between +V_{IN} (Pin 1) and -V_{IN} (Pin 6).

Vishay Siliconix




TIMING WAVEFORMS




FIGURE 1.

FIGURE 2.





TYPICAL CHARACTERISTICS




www.vishay.com **4**



Si9120 Vishay Siliconix

PIN CONFIGURATIONS AND ORDERING INFORMATION



ORDERING INFORMATION					
Part Number	Package				
Si9120DY					
Si9120DY-T1		SOIC-16			
Si9120DY-T1—E3	–40 to 85°C				
Si9120DJ					
Si9120DJ—E3		PDIP-16			

DETAILED DESCRIPTION

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9120 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, +V_{IN} (pin 1) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET which is connected between +V_{IN} and V_{CC} (pin 7). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 8.6 V. If V_{CC} is not forced to exceed the 8.6-V threshold, then V_{CC} will be regulated to a nominal value of 8.6 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the

Document Number: 70006 S-42042—Rev. H, 15-Nov-04 control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

Note: When driving large MOSFETs at high frequency without a bootstrap V_{CC} supply, power dissipation in the pre-regulator may exceed the power rating of the IC package. For operation of +V_{IN} > 250 V, a 10-k Ω , ¹/₄-W resistor should be placed in series with +V_{IN} (Pin 1). For +V_{IN} > 380 V, a 15-k Ω , ¹/₄-W resistor is recommended.

BIAS

To properly set the bias for the Si9120, a 390-k Ω resistor should be tied from BIAS (pin 16) to $-V_{IN}$ (pin 6). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.



DETAILED DESCRIPTION (CONT'D)

Reference Section

The reference section of the Si9120 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9120 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 2\%$ of 4 V. This compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for high input impedance. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to \leq 50% by locking the switching frequency to one half of the oscillator frequency.

SHUTDOWN and **RESET**

SHUTDOWN (pin 12) and RESET (pin 13) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET. SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. See Table TABLE 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

TABLE 1. TRUTH TABLE FOR SHUTDOWN AND RESET PINS					
SHUTDOWN	RESET	OUTPUT			
н	Н	Normal Operation			
Н	7	Normal Operation (No Change)			
L	Н	Off (Not Latched)			
L	L	Off (Latched)			
_	L	Off (Latched—No Change)			

Output Driver

The push-pull driver output has a typical on-resistance of $20 \cdot \Omega$ maximum switching times are specified at 75 ns for a 500-pF load. This is sufficient to directly drive MOSFETs such as the IRF820, BUZ78 or BUZ80. Larger devices can be driven, but switching times will be longer, resulting in higher switching losses.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70006.

www.vishay.com



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.