

FEATURES:

- Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
- Single Voltage Read and Write Operations
 - 3.0-3.6V for SST39LF512/010/020/040
 - 2.7-3.6V for SST39VF512/010/020/040
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption (typical values at 14 MHz)
 - Active Current: 5 mA (typical)
 - Standby Current: 1 µÅ (typical)
- Sector-Erase Capability
 - Uniform 4 KByte sectors
- Fast Read Access Time:
 - 45 ns for SST39LF512/010/020/040
 - 55 ns for SST39LF020/040
 - 70 ns for SST39VF512/010/020/040
- Latched Address and Data

Fast Erase and Byte-Program:

- Sector-Erase Time: 18 ms (typical)
- Chip-Erase Time: 70 ms (typical)
- Byte-Program Time: 14 µs (typical)
- Chip Rewrite Time:
 1 second (typical) for SST39LF/VF512
 2 seconds (typical) for SST39LF/VF010
 4 seconds (typical) for SST39LF/VF020
 8 seconds (typical) for SST39LF/VF040
- Automatic Write Timing
 - Internal V_{PP} Generation
- End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
 - Packages Available
 - 32-lead PLCC
 - 32-lead TSOP (8mm x 14mm)
 - 48-ball TFBGA (6mm x 8mm)
 - 34-ball WFBGA (4mm x 6mm) for 1M and 2M
- All devices are RoHS compliant

PRODUCT DESCRIPTION

The SST39LF512, SST39LF010, SST39LF020, SST39LF040 and SST39VF512, SST39VF010, SST39VF020, SST39VF040 are 64K x8, 128K x8, 256K x8 and 5124K x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39LF512/010/020/040 devices write (Program or Erase) with a 3.0-3.6V power supply. The SST39VF512/010/020/040 devices write with a 2.7-3.6V power supply. The devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a maximum Byte-Program time of 20 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, they are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improves performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet surface mount requirements, the SST39LF512/ 010/020/040 and SST39VF512/010/020/040 devices are offered in 32-lead PLCC and 32-lead TSOP packages. The SST39LF/VF010 and SST39LF/VF020 are also offered in a 48-ball TFBGA package. See Figures 2, 3, 4, and 5 for pin assignments.



Data Sheet

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST39LF512/010/020/040 and SST39VF512/010/020/040 device is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 6).

Byte-Program Operation

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 are programmed on a byte-by-byte basis. Before programming, the sector where the byte exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 7 and 8 for WE# and CE# controlled Program operation timing diagrams and Figure 17 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising

edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 11 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

Chip-Erase Operation

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the '1's state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 12 for timing diagram, and Figure 20 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

^{©2010} Silicon Storage Technology, Inc.



Data# Polling (DQ7)

When the SST39LF512/010/020/040 and SST39VF512/ 010/020/040 are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ₇ will produce a "0". Once the internal Erase operation is completed, DQ7 will produce a "1". The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 9 for Data# Polling timing diagram and Figure 18 for a flowchart.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating '0's and '1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 10 for Toggle Bit timing diagram and Figure 18 for a flowchart.

Data Protection

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

<u>Noise/Glitch Protection:</u> A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within T_{RC}.

Product Identification

The Product Identification mode identifies the devices as the SST39LF/VF512, SST39LF/VF010, SST39LF/VF020 and SST39LF/VF040 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 13 for the Software ID Entry and Read timing diagram, and Figure 19 for the Software ID entry command sequence flowchart.

TABLE 1: Product Identification

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39LF/VF512	0001H	D4H
SST39LF/VF010	0001H	D5H
SST39LF/VF020	0001H	D6H
SST39LF/VF040	0001H	D7H

T1.1 1150

Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 14 for timing waveform, and Figure 19 for a flowchart.






FIGURE 1: Functional Block Diagram




FIGURE 2: Pin Assignments for 32-lead PLCC



Data Sheet

SST39LF/VF040	SST39LF/VF020	SST39LF/VF010	SST39LF/VF512	2			SST39LF/VF512	SST39LF/VF010	SST39LF/VF020	SST39LF/VF040
A11	A11	A11	A11	1		32	OE#	OE#	OE#	OE#
A9	A9	A9	A9	2 ()		31	A10	A10	A10	A10
A8	A8	A8	A8	3		30	CE#	CE#	CE#	CE#
A13	A13	A13	A13	4		29	DQ7	DQ7	DQ7	DQ7
A14	A14	A14	A14	5		28	DQ6	DQ6	DQ6	DQ6
A17	A17	NC		6	Standard Pinout	27	DQ5	DQ5	DQ5	DQ5
WE#	WE#	WE#	WE#	7	\mathbf{T}_{i}	26	DQ4	DQ4	DQ4	DQ4
V _{DD}	VDD	VDD		8	Top View	25	DQ3	DQ3	DQ3	DQ3
A18	NC	NC		9	Die Up	24	V _{SS}	V _{SS}	V _{SS}	V _{SS}
A16	A16	A16		10	Die Op	23	DQ2	DQ2	DQ2	DQ2
A15	A15	A15	A15	11		22	DQ1	DQ1	DQ1	DQ1
A12	A12	A12	A12	12		21		DQ0	DQ0	DQ0
A7	A7	A7	A7	13		20	A0	A0	A0	A0
A6	A6	A6	A6 📖	14		19	A1	A1	A1	A1
A5	A5	A5	A5 📖	15		18	A2	A2	A2	A2
A4	A4	A4	A4 📖	16		17	A3	A3	A3	A3
			L			1150 32-tsop WH P1.0	1			
						1150 52-150p WH P1.0				

FIGURE 3: Pin Assignments for 32-lead TSOP (8mm x 14mm)




FIGURE 4: Pin Assignment for 48-ball TFBGA (6mm x 8mm) for 1 Mbit, 2 Mbit, and 4 Mbit



Data Sheet




FIGURE 5: Pin Assignment for 34-ball WFBGA (4mm x 6mm) for 1 Mbit and 2 Mbit

Symbol	Pin Name	Functions					
A _{MS} ¹ -A ₀	Address Inputs		o provide memory addresses. During Sector-Erase A _{MS} -A ₁₂ address lines will select the sector. During Block-Erase A _{MS} -A ₁₆ address lines will select the block.				
DQ ₇ -DQ ₀	Data Input/output	Data is internally latched during a Writ	o output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.				
CE#	Chip Enable	To activate the device when CE# is low	ν.				
OE#	Output Enable	To gate the data output buffers.					
WE#	Write Enable	To control the Write operations.					
V _{DD}	Power Supply		0.0-3.6V for SST39LF512/010/020/040 2.7-3.6V for SST39VF512/010/020/040				
V _{SS}	Ground						
NC	No Connection	Unconnected pins.					
	•		T2.1 1150				

TABLE 2: Pin Description

1. A_{MS} = Most significant address

A_{MS} = A₁₅ for SST39LF/VF512, A₁₆ for SST39LF/VF010, A₁₇ for SST39LF/VF020, and A₁₈ for SST39LF/VF040

TABLE	3: O	peration	Modes	Selection
-------	------	----------	-------	-----------

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	VIL	V _{IH}	D _{OUT}	A _{IN}
Program	VIL	V _{IH}	VIL	D _{IN}	A _{IN}
Erase	VIL	VIH	V _{IL}	X ¹	Sector address, XXH for Chip-Erase
Standby	V _{IH}	Х	Х	High Z	x
Write Inhibit	x	VIL	х	High Z/ D _{OUT}	x
	x	х	VIH	High Z/ D _{OUT}	x
Product Identification					
Software Mode	VIL	VIL	VIH		See Table 4
	•				T3.4 115

1. X can be V_{IL} or V_{IH} , but no other value.

Downloaded from Elcodis.com electronic components distributor



Command Sequence	1st E Write (2nd E Write C		3rd E Write (4th E Write (5th B Write C		6th E Write (
	Addr ¹	Data	Addr ¹	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ²	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ³	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^{4,5}	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit ⁶	XXH	F0H										
Software ID Exit ⁶	5555H	AAH	2AAAH	55H	5555H	F0H						
	•											T4.2 1150

TABLE 4: Software Command Sequence

1. Address format A₁₄-A₀ (Hex),

Address A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST39LF/VF512.

Addresses A_{MS} - A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence. A_{MS} = Most significant address

 $A_{MS} = A_{15}$ for SST39LF/VF512, A₁₆ for SST39LF/VF010, A₁₇ for SST39LF/VF020, and A₁₈ for SST39LF/VF040 2. BA = Program Byte address

3. SA_X for Sector-Erase; uses A_{MS} - A_{12} address lines

4. The device does not remain in Software Product ID mode if powered down.

5. With A_{MS} - $A_1 = 0$; SST Manufacturer's ID = BFH, is read with $A_0 = 0$,

SST39LF/VF512 Device ID = D4H, is read with $A_0 = 1$,

 $\label{eq:stable} \begin{array}{l} \text{SST39LF/VF010 Device ID} = \text{D5H}, \text{ is read with } A_0 = 1, \\ \text{SST39LF/VF020 Device ID} = \text{D6H}, \text{ is read with } A_0 = 1, \\ \end{array}$

SST39LF/VF040 Device ID = D7H, is read with $A_0 = 1$.

6. Both Software ID Exit operations are equivalent

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Voltage on A ₉ Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Solder Reflow Temperature ¹	
Output Short Circuit Current ²	50 mA
1 Excluding certain with Pb 32-PI CC units, all packages are 260°C capable in both non-Pb and wit	h-Ph solder versions

Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions.
 Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
 Detack shorted for any second black and the second se

2. Outputs shorted for no more than one second. No more than one output shorted at a time.

Operating Range for SST39LF512/010/020/040

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	3.0-3.6V

Operating Range for SST39VF512/010/020/040

Range	Ambient Temp	V _{DD}	
Commercial	0°C to +70°C	2.7-3.6V	
Industrial	-40°C to +85°C	2.7-3.6V	

AC Conditions of Test

Input Rise/Fall Time 5 ns
Output Load
C _L = 30 pF for SST39LF512/010/020/040
C _L = 100 pF for SST39VF512/010/020/040
See Figures 15 and 16



TABLE 5: DC Operating Characteristics -V_{DD} = 3.0-3.6V for SST39LF512/010/020/040 and 2.7-3.6V for SST39VF512/010/020/0401

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{ILT} /V _{IHT} , at f=1/T _{RC} Min V_{DD} =V _{DD} Max
	Read ²		20	mA	CE#=VIL, OE#=WE#=VIH, all I/Os open
	Program and Erase ³		30	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB}	Standby V _{DD} Current		15	μA	CE#=V _{IHC} , V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μA	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
VIL	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
VIH	Input High Voltage	0.7V _{DD}		V	V _{DD} =V _{DD} Max
VIHC	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.2		V	I_{OH} =-100 µA, V_{DD} = V_{DD} Min

1. Typical conditions for the Active Current shown on the front data sheet page are average values at 25°C (room temperature), and V_{DD} = 3V for VF devices. Not 100% tested.

T5.7 1150

2. Values are for 70 ns conditions. See the Multi-Purpose Flash Power Rating application note for further information.

3. 30 mA max for Erase operations in the industrial temperature range.

TABLE 6: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Program/Erase Operation	100	μs
			T6.1 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7: Capacitance (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF
			T7.0 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ^{1,2}	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
ILTH ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78
-				T8.3 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



AC CHARACTERISTICS

TABLE	9: Read Cycle Timing Parameters - V_{DD} = 3.0-3.6V for SST39LF512/010/020/040 and 2.7-3.6V for
	SST39VF512/010/020/040

		SST39LF512-45 SST39LF010-45 SST39LF020-45 SST39LF040-45		SST39LF020-55 SST39LF040-55		SST39VF512-70 SST39VF010-70 SST39VF020-70 SST39VF040-70		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	45		55		70		ns
T _{CE}	Chip Enable Access Time		45		55		70	ns
T _{AA}	Address Access Time		45		55		70	ns
T _{OE}	Output Enable Access Time		30		30		35	ns
T _{CLZ} 1	CE# Low to Active Output	0		0		0		ns
T _{OLZ} 1	OE# Low to Active Output	0		0		0		ns
T _{CHZ} 1	CE# High to High-Z Output		15		15		25	ns
T _{OHZ} 1	OE# High to High-Z Output		15		15		25	ns
T _{OH} 1	Output Hold from Address Change	0		0		0		ns

T9.2 1150

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 10: Program/Erase Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T _{BP}	Byte-Program Time		20	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
T _{CS}	WE# and CE# Setup Time	0		ns
Т _{СН}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	CE# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	CE# Pulse Width High	30		ns
T _{DS}	Data Setup Time	40		ns
T _{DH} 1	Data Hold Time	0		ns
T _{IDA} 1	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{SCE}	Chip-Erase		100	ms

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






FIGURE 6: Read Cycle Timing Diagram




FIGURE 7: WE# Controlled Program Cycle Timing Diagram



Data Sheet






FIGURE 8: CE# Controlled Program Cycle Timing Diagram














FIGURE 11: WE# Controlled Sector-Erase Timing Diagram



Data Sheet




FIGURE 12: WE# Controlled Chip-Erase Timing Diagram




FIGURE 13: Software ID Entry and Read



Data Sheet





FIGURE 14: Software ID Exit and Reset







FIGURE 16: A Test Load Example





^{©2010} Silicon Storage Technology, Inc.



Data Sheet




FIGURE 18: Wait Options







FIGURE 19: Software ID Command Flowcharts






©2010 Silicon Storage Technology, Inc.



PRODUCT ORDERING INFORMATION



1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are RoHS compliant.



Data Sheet


Valid combinations for SS SST39LF512-45-4C-NHE	ST39LF512 SST39LF512-45-4C-WHE		
Valid combinations for S	ST39VF512		
SST39VF512-70-4C-NHE			
SST39VF512-70-4I-NHE	SST39VF512-70-4I-WHE		
Valid combinations for S	ST39LF010		
SST39LF010-45-4C-NHE	SST39LF010-45-4C-WHE	SST39LF010-45-4C-B3KE	SST39LF010-45-4C-MME
Valid combinations for S	ST39VF010		
SST39VF010-70-4C-NHE	SST39VF010-70-4C-WHE	SST39VF010-70-4C-B3KE	
SST39VF010-70-4I-NHE	SST39VF010-70-4I-WHE	SST39VF010-70-4I-B3KE	
Valid combinations for S	ST39LF020		
SST39LF020-45-4C-NHE	SST39LF020-45-4C-WHE	SST39LF020-45-4C-B3KE	SST39LF020-45-4C-MME
SST39LF020-55-4C-NHE	SST39LF020-55-4C-WHE		
Valid combinations for S	ST39VF020		
SST39VF020-70-4C-NHE	SST39VF020-70-4C-WHE	SST39VF020-70-4C-B3KE	
SST39VF020-70-4I-NHE	SST39VF020-70-4I-WHE	SST39VF020-70-4I-B3KE	
Valid combinations for S	ST39LF040		
SST39LF040-45-4C-NHE	SST39LF040-45-4C-WHE	SST39LF040-45-4C-B3KE	
SST39LF040-55-4C-NHE	SST39LF040-55-4C-WHE		
Valid combinations for S	ST39VF040		
SST39VF040-70-4C-NHE	SST39VF040-70-4C-WHE	SST39VF040-70-4C-B3KE	
SST39VF040-70-4I-NHE	SST39VF040-70-4I-WHE	SST39VF040-70-4I-B3KE	


Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Data Sheet


PACKAGING DIAGRAMS












SST Package Code: WH





551 Fackage Code: Min



Data Sheet

TABLE 11: Revision History

Number	Description				
01	2000 Data Book	Feb 2000			
02	Changed speed from 45 ns to 55 ns for the SST39LF020 and SST39LF040	Aug 2000			
03	• 2002 Data Book: Reintroduced the 45 ns parts for the SST39LF020 and SST39LF040	Feb 2002			
04	Added the B3K package for the 2 Mbit devices	Oct 2002			
	 Added footnote in Table 5 to indicate I_{DD} Write is 30 mA max for Erase operations in the Industrial temperature range. 				
05	Changes to Table 5 on page 8	Mar 2003			
	 Added footnote for MPF power usage and Typical conditions Clarified the Test Conditions for Power Supply Current and Read parameters Clarified I_{DD} Write to be Program and Erase Corrected I_{DD} Program and Erase from 20 mA to 30 mA 				
	Part number changes - see page 20 for additional information	0-+ 0000			
06	Added new "MM" Micro-Package MPNs for 1M and 2M LF parts- see page 20	Oct 2003			
07	2004 Data Book Added non Dh MDNa and removed factnets (Cas none 20)	Nov 2003			
	 Added non-Pb MPNs and removed footnote (See page 20) Updated B3K and MM package diagrams 				
08		Dec 2005			
08	Added RoHS Compliant statement.Added 4 MBit to Figure 4.	Dec 2005			
	 Revised Absolute Max Stress Ratings for Surface Mount Solder Reflow Temperature 				
	 Removed SST39VFxxx-90 Timing Parameters from Figure 9. 				
	 Added Footnote and removed Read Access Speed 90 = 90 to Product Ordering Information. 				
	Removed 90 part numbers Valid Combinations lists				
09	Edited page Valid Combinations on page 21. Changed 39LF040-70-4C-B3KE to 39LF040-45-4C-B3KE	Jan 2006			
10	Removed leaded parts	Nov 2008			
11	Added package YME	Feb 2009			
12	Revised "Product Ordering Information" on page 19	Apr 2009			
13	Changed endurance from 10,000 to 100,000 in Product Description, page 1	Sep 2009			
14	 EOL of SST39LF010-45-4C-YME. Replacement part is SST39LF010-45-4C-MME in this document. 	Jan 2010			
	Removed all references to the YME package.				

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com