

DATA SHEET

74LVC162244A; 74LVCH162244A
16-bit buffer/line driver, 30 Ω series
termination resistors; 5 V tolerant
input/output; 3-state

Product specification
Supersedes data of 1998 Feb 17

2003 Dec 12

16-bit buffer/line driver, 30 Ω series termination resistors; 5 V tolerant input/output; 3-state
**74LVC162244A;
74LVCH162244A**
FEATURES

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- Integrated 30 Ω termination resistors
- All data inputs have bushold (74LVCH162244A only)
- Complies with JEDEC standard no. 8-1A
- ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
- Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74LVC(H)162244A is a high-performance, low power, low voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices as a mixed 3.3 and 5 V environment.

The 74LVC(H)162244A is a 16-bit non-inverting buffer/line driver with 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The 3-state outputs are controlled by the output enable inputs $\overline{1OE}$, $\overline{2OE}$, $\overline{3OE}$ and $\overline{4OE}$. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.

The 74LVCH162244A bushold data inputs eliminates the need for external termination resistors to hold unused inputs.

The 74LVC(H)162244A is designed with 30 Ω series termination resistors in both HIGH and LOW output stages to reduce line noise.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay nAn to nYn	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	3.0	ns
t_{PZH}/t_{PZL}	3-state output enable time $n\overline{OE}$ to nYn	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	3.5	ns
t_{PHZ}/t_{PLZ}	3-state output disable time $n\overline{OE}$ to nYn	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.8	ns
C_I	input capacitance		5.0	pF
C_{PD}	power dissipation capacitance per gate	$V_{CC} = 3.3 \text{ V}$; notes 1 and 2 outputs enabled outputs disabled	12 4.0	pF pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

$$\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$$

2. The condition is $V_I = \text{GND to } V_{CC}$.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

ORDERING INFORMATION

TYPE NUMBER	PACKAGE				
	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74LVC162244ADL	–40 to +125 °C	48	SSOP48	plastic	SOT370-1
74LVCH162244ADL	–40 to +125 °C	48	SSOP48	plastic	SOT370-1
74LVC162244ADGG	–40 to +125 °C	48	TSSOP48	plastic	SOT362-1
74LVCH162244ADGG	–40 to +125 °C	48	TSSOP48	plastic	SOT362-1

FUNCTION TABLE

See note 1.

INPUT		OUTPUT
$n\bar{OE}$	nA_n	nY_n
L	L	L
L	H	H
H	X	Z

Note

1. H = HIGH voltage level;
- L = LOW voltage level;
- X = don't care;
- Z = high-impedance OFF-state.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

PINNING

PIN	SYMBOL	DESCRIPTION
1	1 \overline{OE}	output enable input (active LOW)
2	1Y0	data output
3	1Y1	data output
4	GND	ground (0 V)
5	1Y2	data output
6	1Y3	data output
7	V _{CC}	supply voltage
8	2Y0	data output
9	2Y1	data output
10	GND	ground (0 V)
11	2Y2	data output
12	2Y3	data output
13	3Y0	data output
14	3Y1	data output
15	GND	ground (0 V)
16	3Y2	data output
17	3Y3	data output
18	V _{CC}	supply voltage
19	4Y0	data output
20	4Y1	data output
21	GND	ground (0 V)
22	4Y2	data output
23	4Y3	data output
24	4 \overline{OE}	output enable input (active LOW)
25	3 \overline{OE}	output enable input (active LOW)
26	4A3	data input
27	4A2	data input
28	GND	ground (0 V)
29	4A1	data input
30	4A0	data input
31	V _{CC}	supply voltage
32	3A3	data input
33	3A2	data input
34	GND	ground (0 V)
35	3A1	data input
36	3A0	data input
37	2A3	data input

PIN	SYMBOL	DESCRIPTION
38	2A2	data input
39	GND	ground (0 V)
40	2A1	data input
41	2A0	data input
42	V _{CC}	supply voltage
43	1A3	data input
44	1A2	data input
45	GND	ground (0 V)
46	1A1	data input
47	1A0	data input
48	2 \overline{OE}	output enable input (active LOW)




Fig.1 Pin configuration.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A




Fig.2 Logic symbol.




Fig.3 Logic symbol (IEEE/IEC).




Fig.4 Bushold circuit.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CC}	supply voltage	for maximum speed performance	2.7	3.6	V
		for low voltage applications	1.2	3.6	V
V_I	input voltage		0	5.5	V
V_O	output voltage	output HIGH or LOW state	0	V_{CC}	V
		output 3-state	0	5.5	V
T_{amb}	operating ambient temperature	in free air	-40	+125	$^{\circ}C$
t_r, t_f	input rise and fall times	$V_{CC} = 1.2$ to 2.7 V	0	20	ns/V
		$V_{CC} = 2.7$ to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CC}	supply voltage		-0.5	+6.5	V
I_{IK}	input diode current	$V_I < 0$	-	-50	mA
V_I	input voltage	note 1	-0.5	+6.5	V
I_{OK}	output diode current	$V_O > V_{CC}$ or $V_O < 0$	-	± 50	mA
V_O	output voltage	output HIGH or LOW state; note 1	-0.5	$V_{CC} + 0.5$	V
		output 3-state; note 1	-0.5	+6.5	V
I_O	output source or sink current	$V_O = 0$ to V_{CC}	-	± 50	mA
I_{CC}, I_{GND}	V_{CC} or GND current		-	± 100	mA
T_{stg}	storage temperature		-65	+150	$^{\circ}C$
P_{tot}	power dissipation	$T_{amb} = -40$ to +125 $^{\circ}C$; note 2	-	500	mW

Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. Above 60 $^{\circ}C$ the value of P_{tot} derates linearly with 5.5 mW/K.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
		OTHER	V _{CC} (V)				
$T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$; note 1							
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	—	—	V
			2.7 to 3.6	2.0	—	—	V
V _{IL}	LOW-level input voltage		1.2	—	—	GND	V
			2.7 to 3.6	—	—	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$ $I_O = -100 \mu\text{A}$ $I_O = -6 \text{ mA}$ $I_O = -12 \text{ mA}$	2.7 to 3.6	V _{CC} – 0.2	V _{CC} ⁽²⁾	—	V
			2.7	V _{CC} – 0.5	—	—	V
			3.0	V _{CC} – 0.8	—	—	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$ $I_O = 100 \mu\text{A}$ $I_O = 6 \text{ mA}$ $I_O = 12 \text{ mA}$	2.7 to 3.6	—	GND ⁽²⁾	0.20	V
			2.7	—	—	0.40	V
			3.0	—	—	0.55	V
I _{LI}	input leakage current	$V_I = 5.5 \text{ V or GND};$ note 3	3.6	—	±0.1	±5	μA
I _{OZ}	3-state output OFF-state current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = 5.5 \text{ V or GND};$ note 3	3.6	—	±0.1	±5	μA
I _{off}	power off leakage supply current	$V_I \text{ or } V_O = 5.5 \text{ V}$	0.0	—	±0.1	±10	μA
I _{CC}	quiescent supply current	$V_I = V_{CC} \text{ or GND};$ $I_O = 0$	3.6	—	0.1	20	μA
ΔI _{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 0.6 \text{ V};$ $I_O = 0$	2.7 to 3.6	—	5 ⁽²⁾	500	μA
I _{BHL}	bushold LOW sustaining current	$V_I = 0.8 \text{ V};$ notes 4 and 5	3.0	75	—	—	μA
I _{BHH}	bushold HIGH sustaining current	$V_I = 2.0 \text{ V};$ notes 4 and 5	3.0	-75	—	—	μA
I _{BHLO}	bushold LOW overdrive current	notes 4 and 6	3.6	500	—	—	μA
I _{BHHO}	bushold HIGH overdrive current	notes 4 and 6	3.6	-500	—	—	μA

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
		OTHER	V _{CC} (V)				
T_{amb} = -40 to +125 °C							
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	—	—	V
			2.7 to 3.6	2.0	—	—	V
V _{IL}	LOW-level input voltage		1.2	—	—	GND	V
			2.7 to 3.6	—	—	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}					
		I _O = -100 μ A	2.7 to 3.6	V _{CC} - 0.3	—	—	V
		I _O = -6 mA	2.7	V _{CC} - 0.65	—	—	V
		I _O = -12 mA	3.0	V _{CC} - 1	—	—	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}					
		I _O = 100 μ A	2.7 to 3.6	—	—	0.3	V
		I _O = 6 mA	2.7	—	—	0.6	V
		I _O = 12 mA	3.0	—	—	0.8	V
I _{LI}	input leakage current	V _I = 5.5 V or GND; note 3	3.6	—	—	± 20	μ A
I _{OZ}	3-state output OFF-state current	V _I = V _{IH} or V _{IL} ; V _O = 5.5 V or GND; note 3	3.6	—	—	± 20	μ A
I _{off}	power off leakage supply current	V _I or V _O = 5.5 V	0.0	—	—	± 20	μ A
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0	3.6	—	—	80	μ A
ΔI_{CC}	additional quiescent supply current per input pin	V _I = V _{CC} - 0.6 V; I _O = 0	2.7 to 3.6	—	—	5000	μ A
I _{BHL}	bushold LOW sustaining current	V _I = 0.8 V; notes 4 and 5	3.0	60	—	—	μ A
I _{BHH}	bushold HIGH sustaining current	V _I = 2.0 V; notes 4 and 5	3.0	-60	—	—	μ A
I _{BHLO}	bushold LOW overdrive current	notes 4 and 6	3.6	500	—	—	μ A
I _{BHHO}	bushold HIGH overdrive current	notes 4 and 6	3.6	-500	—	—	μ A

Notes

1. All typical values are measured T_{amb} = 25 °C.
2. Value is measured at V_{CC} = 3.3 V.
3. For bushold parts, the bushold circuit is switched off when V_I > V_{CC} allowing 5.5 V on the input terminal.
4. Valid for data inputs of bushold parts (LVCH162244A) only. For data inputs only, control inputs do not have a bushold circuit.
5. The specified sustaining current at the data input holds the input below the specified V_I level.
6. The specified overdrive current at the data input forces the data input to the opposite logic input state.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

AC CHARACTERISTICS

$GND = 0 \text{ V}$; $t_r = t_f \leq 2.5 \text{ ns}$; $C_L = 50 \text{ pF}$; $R_L = 500 \Omega$.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
		WAVEFORMS	$V_{CC} (\text{V})$				
$T_{amb} = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$; note1							
t_{PHL}/t_{PLH}	propagation delay nAn to nYn	see Figs 5 and 7	1.2	—	11.0	—	ns
			2.7	1.0	—	6.7	ns
			3.0 to 3.6	1.0	3.0 ⁽²⁾	5.8	ns
t_{PZH}/t_{PZL}	3-state output enable time nOE to nYn	see Figs 6 and 7	1.2	—	15.0	—	ns
			2.7	1.5	—	7.6	ns
			3.0 to 3.6	1.0	3.5 ⁽²⁾	6.0	ns
t_{PHZ}/t_{PLZ}	3-state output disable time nOE to nYn	see Figs 6 and 7	1.2	—	10.0	—	ns
			2.7	1.5	—	4.7	ns
			3.0 to 3.6	1.5	2.8 ⁽²⁾	4.5	ns
$T_{amb} = -40 \text{ to } +125 \text{ }^{\circ}\text{C}$							
t_{PHL}/t_{PLH}	propagation delay nAn to nYn	see Figs 5 and 7	1.2	—	—	—	ns
			2.7	1.0	—	8.5	ns
			3.0 to 3.6	1.0	—	7.5	ns
t_{PZH}/t_{PZL}	3-state output enable time nOE to nYn	see Figs 6 and 7	1.2	—	—	—	ns
			2.7	1.5	—	9.5	ns
			3.0 to 3.6	1.0	—	7.5	ns
t_{PHZ}/t_{PLZ}	3-state output disable time nOE to nYn	see Figs 6 and 7	1.2	—	—	—	ns
			2.7	1.5	—	6.0	ns
			3.0 to 3.6	1.5	—	6.0	ns


Notes

1. All typical values are measured at $T_{amb} = 25 \text{ }^{\circ}\text{C}$.
2. Value is measured at $V_{CC} = 3.3 \text{ V}$.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

AC WAVEFORMS




V_{CC}	V_M	INPUT	
		V_I	$t_r = t_f$
1.2 V	$0.5 \times V_{CC}$	V_{CC}	≤ 2.5 ns
2.7 V	1.5 V	2.7 V	≤ 2.5 ns
3.0 to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns

V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.5 The input nAn to output nYn propagation delays.

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A



V_{CC}	V_M	INPUT	
		V_I	$t_r = t_f$
1.2 V	$0.5 \times V_{CC}$	V_{CC}	≤ 2.5 ns
2.7 V	1.5 V	2.7 V	≤ 2.5 ns
3.0 to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns


$$\begin{aligned}
 V_X &= V_{OL} + 0.3 \text{ V at } V_{CC} \geq 2.7 \text{ V;} \\
 V_X &= V_{OL} + 0.1 \text{ V at } V_{CC} < 2.7 \text{ V;} \\
 V_Y &= V_{OH} - 0.3 \text{ V at } V_{CC} \geq 2.7 \text{ V;} \\
 V_Y &= V_{OH} - 0.1 \text{ V at } V_{CC} < 2.7 \text{ V.}
 \end{aligned}$$

V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.6 3-state enable and disable times.

16-bit buffer/line driver, 30 Ω series termination resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A



V_{CC}	V_I	C_L	R_L	V_{EXT}		
				t_{PLH}/t_{PHL}	t_{PZH}/t_{PHZ}	t_{PZL}/t_{PLZ}
1.2 V	V_{CC}	50 pF	500 $\Omega^{(1)}$	open	GND	$2 \times V_{CC}$
2.7 V	2.7 V	50 pF	500 Ω	open	GND	$2 \times V_{CC}$
3.0 to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	$2 \times V_{CC}$

Note

1. The circuit performs better when $R_L = 1000 \Omega$.

Definitions for test circuits:

R_L = Load resistor.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig.7 Load circuitry for switching times.


16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

PACKAGE OUTLINES

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.8 0.2	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT370-1		MO-118				99-12-27 03-02-19

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT362-1		MO-153				-99-12-27- 03-02-19

16-bit buffer/line driver, 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state

74LVC162244A;
74LVCH162244A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit <http://www.semiconductors.philips.com>. Fax: +31 40 27 24825
For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R20/04/pp16

Date of release: 2003 Dec 12

Document order number: 9397 750 12455

Let's make things better.

**Philips
Semiconductors**



PHILIPS