

# N-Channel Enhancement-Mode Vertical DMOS FFT

#### **Features**

- Low threshold 2.0V max.
- High input impedance
- Low input capacitance 50pF typical
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage

## Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers

Ordering Information

Telecom switches

# **General Description**

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Device	Package Option	BV <sub>DSS</sub> /BV <sub>DGS</sub>	$R_{_{DS(ON)}}$	D <sub>D(ON)</sub>	V <sub>GS(th)</sub>					
Device	TO-92	(V)	(max) (Ω)	(min) (A)	(max) (V)					
TN0110	TN0110N3-G	100	3.0	2.0	2.0					


-G indicates package is RoHS compliant ('Green')



### Absolute Maximum Ratings


Parameter	Value			
Drain-to-source voltage	BV <sub>DSS</sub>			
Drain-to-gate voltage	BV <sub>DGS</sub>			
Gate-to-source voltage	±20V			
Operating and storage temperature	-55°C to +150°C			
Soldering temperature*	300°C			

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.










DRAIN SOURCE

# TO-92 (N3)

#### Product Marking



GATE

Package may or may not include the following marks: Si or 🚱 TO-92 (N3)

## **Thermal Characteristics**

Package	I <sub>D</sub> (continuous) <sup>†</sup> (mA)	Ι <sub>D</sub> (pulsed) (A)	Power Dissipation @T <sub>c</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	θ <sub>ja</sub> (°C/W)	l <sub>DR</sub> ⁺ (mA)	I <sub>DRM</sub> (A)
TO-92	350	2.0	1.0	125	170	350	2.0

Notes:

*†*  $I_{D}$  (continuous) is limited by max rated  $T_{i}$ .

#### **Electrical Characteristics** (*T<sub>A</sub>* = 25°C unless otherwise specified)


BV <sub>DSS</sub> [		Min	Тур	Max	Units	Conditions
	Drain-to-source breakdown voltage	100	-	-	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
V <sub>GS(th)</sub> (	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}, I_{D} = 0.5 \text{mA}$
ΔV <sub>GS(th)</sub> (	Change in $V_{GS(th)}$ with temperature	-	-3.2	-5.0	mV/ºC	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$
	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	10	μA	$V_{GS}$ = 0V, $V_{DS}$ = Max Rating
I <sub>DSS</sub> Z	Zero Gate voltage drain current	-	-	500	μA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rat- ing, $T_A = 125^{\circ}C$
	ON state drain current	0.75	1.4	-	А	V <sub>GS</sub> = 5.0V, V <sub>DS</sub> = 25V
I <sub>D(ON)</sub>	ON-state drain current	2.0	3.4	-	A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
D 0	Static drain-to-source on-state resistance		2.0	4.5	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 250mA
R <sub>DS(ON)</sub> S		-	1.6	3.0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA
$\Delta R_{DS(ON)}$ (	Change in $R_{DS(ON)}$ with temperature	-	0.6	1.1	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA
G <sub>FS</sub> F	Forward transductance	225	400	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 500mA
	Input capacitance	-	50	60		V <sub>GS</sub> = 0V,
C <sub>oss</sub> (	Common source output capacitance	-	25	35	pF	V <sub>DS</sub> = 25V,
	Reverse transfer capacitance	-	4.0	8.0		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	2.0	5.0		
	Rise time	-	3.0	5.0	ns	$V_{DD} = 25V,$ $I_{D} = 1.0A,$
t <sub>d(OFF)</sub>	Turn-off delay time	-	6.0	7.0	115	$R_{GEN} = 25\Omega$
t <sub>r</sub> F	Fall time	-	3.0	6.0		GEN
V <sub>SD</sub> [	Diode forward voltage drop		1.0	1.5	V	$V_{GS} = 0V, I_{SD} = 500mA$
t <sub>rr</sub> F	Reverse recovery time	-	400	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.


### **Switching Waveforms and Test Circuit**



Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

# TN0110


# **Typical Performance Curves**




Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

Downloaded from Elcodis.com electronic components distributor

# **TN0110**



#### Typical Performance Curves (cont.)



On-Resistance vs. Drain Current

Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

0

1.0

2.0

 $Q_G$  (nanocoulombs)

4.0

5.0

0

10


20


V<sub>DS</sub> (volts)

30

40

# 3-Lead TO-92 Package Outline (N3)





Symbol		Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
(	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

\* This dimension is not specified in the JEDEC drawing.

*†* This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.