# N- and P-Channel Enhancement-Mode MOSFET Pair

### **Features**

- Integrated gate-to-source resistor
- ► Integrated gate-to-source Zener diode
- Low threshold
- Low on-resistance
- ▶ Low input capacitance
- Fast switching speeds
- Free from secondary breakdown
- Low input and output leakage
- ► Independent, electrically isolated N- and P-channels

### **Applications**


- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers
- Logic level interfaces

### **General Description**

The Supertex TC6320 consists of high voltage, low threshold N-channel and P-channel MOSFETs in 8-Lead SOIC and DFN packages. Both MOSFETs have integrated gate-to-source resistors and gate-to-source Zener diode clamps which are desired for high voltage pulser applications. It is a complimentary, high-speed, high voltage, gate-clamped N-and P-channel MOSFET pair, which utilizes an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## **Typical Application Circuit**



**Ordering Information** 

	Package	Options		/BV <sub>DGS</sub> V)	$R_{DS(ON)} \ (max) \ (\Omega)$			
Device	8-Lead DFN 4.0x4.0mm body 1.0mm height (max) 1.0mm pitch (dual pad)	body 4.9x3.9mm body t (max) 1.75mm height (max)		P-Channel	N-Channel	P-Channel		
TC6320	TC6320K6-G	TC6320TG-G	200	-200	7.0	8.0		

<sup>-</sup>G indicates package is RoHS compliant ('Green')





## **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	$BV_{DGS}$
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


## **Thermal Characteristics**


Package	Value
8-Lead DFN (K6)	$\theta_{ja}$ = 44°C/W
8-Lead SOIC (TG)	$\theta_{ja} = 130^{\circ} \text{C/W}$

#### Note:

1.0oz, 4-layer, 3"x4" PCB

## **Pin Configurations**





## **Package Marking**



Y = Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number

\_\_\_\_ = "Green" Packaging

Package may or may not include the following marks: Si or

8-Lead DFN (K6)



YY = Year Sealed WW = Week Sealed L = Lot Number \_\_\_\_\_ = "Green" Packaging

Package may or may not include the following marks: Si or

8-Lead SOIC (TG)


Distance of 1.6mm from case for 10 seconds.

## N-Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	200	-	-	V	$V_{GS} = 0V, I_D = 2.0mA$		
$V_{GS(th)}$	Gate threshold voltage	1.0	-	2.0	V	$V_{GS} = V_{DS}$ , $I_{D} = 1.0$ mA		
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$		
R <sub>GS</sub>	Gate-to-source shunt resistor	10	-	50	ΚΩ	I <sub>GS</sub> = 100μA		
VZ <sub>GS</sub>	Gate-to-source Zener voltage	13.2	-	25	V	I <sub>GS</sub> = 2.0mA		
		-	-	10.0	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V		
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$		
	On state due a comment	1.0	-	-	^	$V_{GS} = 4.5V, V_{DS} = 25V$		
I <sub>D(ON)</sub>	On-state drain current	2.0	-	-	Α	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V		
Б	Chatia dualin ta accurac an atata masiatama	-	-	8.0	0	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA		
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	-	7.0	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A		
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = 4.5V, I <sub>D</sub> =150mA		
G <sub>FS</sub>	Forward transconductance	400	-	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 500mA		
C <sub>ISS</sub>	Input capacitance	-	-	110		V <sub>GS</sub> = 0V,		
C <sub>oss</sub>	Common source output capacitance	-	-	60	pF	$V_{DS} = 25V,$		
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	23		f = 1.0MHz		
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10				
t <sub>r</sub>	Rise time	-	-	15	20	V <sub>DD</sub> =25V,		
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	20	ns	$I_D = 1.0A,$ $R_{GEN} = 25\Omega$		
t,	Fall time	-	-	15		GLN		
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA		
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA		

### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.




# P-Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V, I_D = -2.0mA$		
	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA		
	Change in V <sub>GS(th)</sub> with temperature	-	-	4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA		
	Gate-to-source shunt resistor	10	-	50	ΚΩ	I <sub>GS</sub> = 100μA		
VZ <sub>GS</sub>	Gate-to-source Zener voltage	13.2	-	25	V	I <sub>GS</sub> = -2mA		
		-	-	-10	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V		
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$		
	On atota duain august	-1.0	-	-	^	$V_{GS} = -4.5V, V_{DS} = -25V$		
I <sub>D(ON)</sub>	On-state drain current	-2.0	-	-	Α	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -25V		
Б	Ctatic duain to common an atata registeres	-	-	10	Ω	$V_{GS} = -4.5V, I_{D} = -150mA$		
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	-	8.0	72	$V_{GS} = -10V, I_{D} = -1.0A$		
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> =-200mA		
	Forward transconductance	400	-	-	mmho	$V_{DS} = -25V, I_{D} = -500 \text{mA}$		
C <sub>ISS</sub>	Input capacitance	-	-	200		V <sub>GS</sub> = 0V,		
C <sub>oss</sub>	Common source output capacitance	-	-	55	pF	$V_{DS}^{00} = -25V,$		
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	30		f = 1.0MHz		
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10				
	Rise time	_	-	15	20	V <sub>DD</sub> = -25V,		
t <sub>d(OFF)</sub>	Turn-off delay time Fall time		-	20	ns	$I_{D} = -1.0A,$ $R_{GEN} = 25\Omega$		
t <sub>f</sub>			-	15		GEN		
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA		
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA		

### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

# P-Channel Switching Waveforms and Test Circuit



# 8-Lead DFN Package Outline (K6)

# 4.00x4.00mm body, 0.90mm height (max), 1.00mm pitch (dual pad)



### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.


Symbol		Α	A1	А3	b	D	D2	E	E2	е	K1	L	L1	θ
Dimension (mm)	MIN	0.80	0.00		0.25	3.90	1.35	3.90	1.35			0.40	0.00	0°
	NOM	0.85	-		0.30	4.00	1.45	4.00	1.45	1.00 BSC	0.50 REF	0.50	-	-
	MAX	0.90	0.05	0.20 REF	0.35	4.10	1.55	4.10	1.55	500		0.60	0.15	14º

Drawings not to scale

Supertex Doc. #: DSPD-8DFNK64x4P100, Version B101008

# 8-Lead SOIC (Narrow Body) Package Outline (TG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



#### Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			<b>0</b> °	5°
	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-	-		0.25 BSC	-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27	· · <b></b>		<b>8</b> º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version H101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

